


# Coen/Elen 921c Homework 3 Solution

## Chapter 3

Textbook: 3.1, 3.2, 3.20


**3.1** Design minimal 2-level AND-OR and NAND-NAND realizations of the following logic function. Draw circuit diagrams of your realizations.

$$\begin{aligned} f(x, y, z) &= \Sigma m(0, 1, 4, 5, 6) \\ &= \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}z + x\bar{y}\bar{z} + x\bar{y}z + xy\bar{z} \\ &= \bar{y} + x\bar{z} \end{aligned}$$




**3.2** Design minimal 2-level OR-AND and NOR-NOR realizations of the function defined in problem 3.1. Draw circuit diagrams.

$$\begin{aligned} f(x, y, z) &= \Pi M(2, 3, 7) \\ &= (x + \bar{y} + z)(x + \bar{y} + \bar{z})(\bar{x} + \bar{y} + \bar{z}) \\ &= (x + \bar{y})(\bar{y} + \bar{z}) \end{aligned}$$



**3.20** Given the timing diagram below, find the simplest Boolean expression for  $f(A, B, C)$ .




Time	a	b	c	$f(A, B, C)$
$t_0$	0	0	0	1
$t_1$	0	0	1	0
$t_2$	0	1	0	0
$t_3$	0	1	1	1
$t_4$	1	0	0	0
$t_5$	1	0	1	0
$t_6$	1	1	0	0
$t_7$	1	1	1	1

$$\begin{aligned} f(A, B, C) &= \Sigma m(0, 3, 7) \\ &= \bar{A}\bar{B}\bar{C} + \bar{A}BC + ABC \\ &= \bar{A}\bar{B}\bar{C} + BC \end{aligned}$$

Prob 1

Again, use the circuit diagram shown. Answer the following:



- a) Assuming the propagation delay through all the gates is identical and equal to "t". What is the propagation delay through this circuit?

Using  $\max(t_1, t_2, \dots, t_n) + t_{pd}$  for the delay at each gate output results in the delay at NAND gate 5 is  $4t$ .

- b) Assuming the propagation delay through the gates is not equal, it is:

INVERTER = 5 ns    NAND = 10 ns    NOR = 12 ns    OR = 8 ns

What is the propagation delay through this circuit (in ns)?

The path from input A through INV 1, NAND 2, OR 4, and NAND 5 is the delay of the circuit. Since the delay is NOT uniform 't', we must add up the individual delays

$5 \text{ ns} + 10 \text{ ns} + 8 \text{ ns} + 10 \text{ ns} = 33 \text{ ns}$     So, the delay through the circuit is **33 ns**.

- c) What is the worst case (slowest) signal path through this circuit, ie. starting at which input, through which gates, getting to the output?

It is from: Input A through INV 1, NAND 2, OR 4, and NAND 5

## Prob 2

Given the following set of electrical and switching specs for the 3 gates show:

	NAND 74xx	NAND 74LSxx	AND 74xx	Units
V <sub>oh</sub>	2.4	2.7	2.4	V
V <sub>ol</sub>	0.4	0.5	0.4	V
V <sub>ih</sub>	2.0	2.0	2.0	V
V <sub>il</sub>	0.8	0.8	0.8	V
I <sub>ih</sub>	40	20	40	uA
I <sub>il</sub>	1.6	0.4	1.6	mA
I <sub>oh</sub>	0.4	0.4	0.8	mA
I <sub>ol</sub>	16	8	16	mA
I <sub>cch</sub>	8	1.6	12	mA
I <sub>ccl</sub>	22	4.4	33	mA
t <sub>PHL</sub>	14	21	17	ns
t <sub>PLH</sub>	7	8	9	ns

a. What is the maximum fan-out for a 74xx AND gate driving 74LSxx NAND gates?

$$I_{oh} / I_{ih} = 0.8 \text{ ma} / 20 \text{ ua} = 40$$

$$I_{ol} / I_{il} = 16 \text{ ma} / 0.4 \text{ ma} = 40$$

Must choose the smaller of the two (ie. the worst case). Since both are the same, it doesn't matter and the fan out is 40.

$$\text{Fan Out} = 40$$

b. What is the average power consumption of the 74xx AND gate package?

$$P = (I_{cch} + I_{ccl}) / 2 * V_{CC} = (12 \text{ ma} + 33 \text{ ma}) / 2 * 5\text{v} = 112.5 \text{ mW}$$

c. What is the propagation delay of the circuit shown. Calculate average propagation delay for each gate if the NANDs are 74LSxx, and use those to determine delay of complete circuit.

Delay through NAND gates are  $(21+8)/2 \text{ ns} = 14.5 \text{ ns}$

Delay through AND gate is  $(17+9)/2 \text{ ns} = 13 \text{ ns}$

Total delay Path A-F =  $14.5 + 14.5 = 29 \text{ ns}$

Total delay Path B-F =  $13 + 14.5 = 27.5 \text{ ns}$

So, worst cast delay is path A-F = 29 ns

