Performance Analysis of a Real-Time Video Processing System

Frank Vanbever

December 18, 2013

Contents

L	Pre	face	
2	Per	forma	nce Analysis
	2.1	Pragn	na's influencing the memory architecture implementation .
		2.1.1	ap_linebuffer Class
		2.1.2	ap_window Class
		2.1.3	influence of memory architecture on the operational in-
			tensity
	2.2	Prama	ga's influencing throughput
		2.2.1	Original TRD
		2.2.2	No pragma's
		2.2.3	Loop flatten on
		224	Loop flattening with Initiation Interval 2

List of Figures

2.1 r	paritioning	of an	array in	multiple	block RAM	instances				(
-------	-------------	-------	----------	----------	-----------	-----------	--	--	--	---

List of Tables

2.1	Analysis Data												10
2.2	Analysis Data Continued												11
2.3	Utilization Estimates												12

Chapter 1

Preface

Chapter 2

Performance Analysis

2.1 Pragma's influencing the memory architecture implementation

The way memory accesses are implemented are an important factor influencing the performance of an IP-Core. Buffers have a large influence on the operational intensity. Increasing operational intensity moves the implementation from memory bound area of the roofline model to the compute bound area of the roofline model.

In *High Level* programming languages memory gets abstracted to variables and array's. These abstractions need to be translated into something that can be implemented in hardware. For FPGA's this means choosing between *block ram* or registers. The process of translating the memory constructs into the most fitting type of physical memory is controlled by the HLS compiler but can be influenced by using directives or pragma's. Especially the way arrays are translated into hardware is of importance. For this purpose a couple of directives are available.

- **Resource** lets the programmer determine which component will be used to map a certain array to.
- **Array_Map** Maps several smaller arrays to the same memory to decrease the resource consumption.
- **Array_Partition** Determines how a certain array will be partitioned into smaller arrays each using their own memory to avoid the bottleneck of having to perform multiple consecutive reads. This directive also allows to partition an array completely into registers.
- **Array_Reshape** Will rearrange an array so the elements have a larger word width. This improves the performance of the memory while maintaining the same resource consumption.

In systems doing video processing buffers are usually employed to exploit the spatial and temporal data locality. In the example of the TRD there are 2 abstractions implemented: ap_linebuffer and ap_window.

2.1.1 ap_linebuffer Class

The class ap_linebuffer is a generic C++ implementation of the linebuffer described in XAPP793. A linebuffer is described as a multi-dimensional shift-register. A linebuffer needs to be able to be read and written to in the same cycle to maximize performance. The dual port nature of block RAM makes it the ideal component for this abstraction. Because the ap_linebuffer class is generic its behavior needs to be defined in the application. The template for the ap_linebuffer class is <typename T, int LROW, int LCOL>. A type, the number of rows and the number of columns need to be specified. This is done in the sobel.h file by the following line:

typedef ap_linebuffer<unsigned char, 3, MAX_WIDTH> Y_BUFFER;

The parameters of the template are used to determine the size of the only variable of the class, -the array M of type T with LROW rows and LCOL columns.

This array get partitioned by the following directive:

#pragma AP ARRAY_PARTITION variable=M dim=1 complete

This means that the first dimension, the number of rows, get partitioned into different block RAMs. This is also reported by the vivado HLS tool. buff_A is the line buffer used throughout the implementation.

_	Memory						
	Memory	Module	BRAM_18K	Words	Bits	Banks	W*Bits*Banks
	buff_A_M_0_U	sobel_filter_buff_A_M_0	1	1920	8	1	15360
	$buff_A_M_1_U$	sobel_filter_buff_A_M_0	1	1920	8	1	15360
	buff_A_M_2_U	sobel_filter_buff_A_M_2	1	1920	8	1	15360
	Total	3	3	5760	24	3	46080

Figure 2.1: paritioning of an array in multiple block RAM instances

2.1.2 ap_window Class

The second class used in the application is a generic implementation of the memory window described in XAPP793. It is a combination of shift-registers forming a 2-dimensional data storage element of N pixels centered on a pixel P. Usually these are implemented as flip-flops because they contain relatively few elements who need to be simultaneously available for a calculation. This is achieved through completely partitioning the memory into registers, preventing it from being implemented by a block RAM. The template of ap_window is <typename T, int LROW, int LCOL>. These parameters are used for the only variable in the class, an array M of type T with LROW rows and LCOL cols. Analog to the linebuffer class the programmer here also needs to define the type, number of rows and number of columns of array M. The array gets paritioned into registers by the following directive:

The dim=0 means that all dimensions should be partitioned. The complete keyword signifies that this partitioning should be done for the whole array.

2.1.3 influence of memory architecture on the operational intensity

This hierarchical structure of the memory influences the operational intensity of the algorithm. The numerator is determined by the number of bytes being processed by the core. Every iteration one value gets read from the external memory and one value gets written. There are 32 bits per pixel, so there are 4 bytes per pixel, this means that with height H and width W there are:

$$4*2*(H*W)$$

bytes being read/written to/from the memory. This is the denominator in the expression of the operational intensity.

The numerator is dependent on the number of pixels being calculated by the core. The core used in the TRD doesn't calculate the pixels on the outer rim of the image and instead uses these as padding.

```
\label{eq:constraints} \begin{array}{lll} \mbox{if ( row <= 1 \ || \ col <= 1 \ || \ row > (rows-1) \ || \ col > (cols-1)) \{} \\ & \mbox{edge.R} = \mbox{edge.G} = \mbox{edge.B} = 0; \\ \\ \mbox{//Sobel operation on the inner portion of the image} \\ & \mbox{else} \{ \\ & \mbox{edge} = \mbox{sobel\_operator( ... )}; \\ \\ \mbox{\}} \end{array}
```

This branching needs to be taken into consideration for the expression of the computational intensity. The expression for the numerator is given by:

$$(H*W) - [(4*W) + 4*(H-4)]$$

the complete expression is then given by:

$$\frac{(H*W) - [(4*W) + 4*(H-4)]}{4*2*(H*W)}$$

2.2 Pramga's influencing throughput

2.2.1 Original TRD

The original TRD has 3 pragma's applied to it:

```
set_directive_loop_flatten -off "sobel_filter/sobel_filter_label0" set_directive_dependence -variable &buff_A -type inter -dependent false "sobel_filter/sobel_filter_label0" set_directive_pipeline -II 1 "sobel_filter/sobel_filter_label0"
```

These all influence the system in a distinct way.

Loop Flattening This directive combines nested loops. This removes the need for the clockcycle needed to enter and leave the loop. It needs to be applied to the inner loop of a set of nested loops. In the TRD loop flattening is explicitly disabled.

Dependence The compiler tries to identify dependencies between calculations or resources. Sometimes this automatic identification of dependencies is too conservative because the compiler doesn't have some information. For this reason the *dependence* directive exists, allowing the programmer to explicitly state that there are or aren't dependencies for a certain variable. There are two types of dependence:

Inter The dependence is between different iterations of the same loop. If the dependence is set to false this will allow the loop to be unrolled

Intra The dependence is inside the iteration. If the dependence is set to be false the compiler will attempt to reorder the operations for the most optimal performance.

In the case of the TRD the inter-dependence of the variable buff_A is set to false.

Pipeline The directive set_directive_pipeline is used to control the pipelining of loops and functions. Each function or loop on which this directive is used can read a new input every N clockcycles. This variable N is called the *Initiation Interval* or II for short. In the case of the TRD pipelining is applied to the inner loop, with an Initiation Interval equal to 0.

Throughput

Given the analysis generated by Vivado HLS presented in table ?? it is possible to calculate the throughput of the system. First of all it needs to be noted whether the system satisfies the timing requirements. The analysis gives us an estimated clock period of 4.2 ns with an uncertainty of 0.62 ns placing it well within the bounds of the required 5 ns clock period. The system needs 22 cycles to complete. Of these, there are 2 initialization cycles, 20 cycles to finish the outer loop, of which 19 cycles are the inner loop. The system employs pipelining on the innermost loop, which results in an initiation interval of 1.

N is the number of cycles necessary to calculate one frame:

N = init cycles + outer loop iterations * (iteration cycles + inner loop iterations - 1)These cycles all take a certain time to complete:

$$total\ time = N*cycle\ time$$

The number of frames per second is then given by:

$$FPS = \frac{1}{total\ time}$$

Entering the numbers found in table ?? gives us a value of 95.37 frames per second. Given that HDMI has a 60 Hz refresh rate this system satisfies that constraint.

2.2.2 No pragma's

The original system performance satisfies the real time constraint placed on the system. To study the impact the directives have on the performance of the system all directives were removed from the system. The analysis generated by Vivado HLS is presented in the second column of table ??. The first observation that can be done is that the system performs the same operation in only 16 clock cycles instead of 22, a decrease of 27%. Because the system has no pipelining the initiation interval is 14 cycles. A new value gets read each iteration. The number of cycles needed to calculate one frame is given by:

The number of cycles needed to calculate one frame is given by.

 $N = init\ cycles + outer\ loop\ iterations*(inner\ loop\ iterations*inner\ loop\ cycles)$

Knowing the number of cycles the throughput can be calculated the same way it is done in section 2.2.1. This gives us a value of 0.47 frames per second, a 203 times decrease in performance.

2.2.3 Loop flatten on

The next effect that can be studies is the effect of turning loop flattening on. This is done with the following directives:

 $\label{lem:sobel_filter_label0} $$ \sec_directive_dependence -variable \&buff_A -type inter -dependent false "sobel_filter_sobel_filter_label0" $$ \sec_directive_loop_flatten "sobel_filter_sobel_filter_label0" $$ \sec_directive_loop_flatten "sobel_filter_sobel_filter_label0" $$$

2.2.4 Loop flattening with Initiation Interval 2

	Original directives No pragma	No pragma		loop_flatten_on \mid loop_flatten_II_2 \mid no_dependence	no_dependence
Estimated Clock (ns)	4,2	4,35	5,25	4,2	4,2
Uncertainty (ns)	0,62	0,62	0,62	0,62	0,62
cycle time (ns)	5	5	5,25	5	ರ
total cycles	22	16	88	29	23
init	2	2	8	8	2
outer loop	20	14	00	21	21
inner loop	19	13	$\mid \mathrm{V/N} \mid$	N/A	20
pipelining outer	ou	ou	yes	yes	ou
pipelining inner	yes	ou	$\mid \mathrm{V/N} \mid$	m N/A	yes
Initiation Interval	1	14	1	2	1

Table 2.1: Analysis Data

	no_pipeline	only dependence	only loop flattening	only pipelining	only pipelining II 2
Estimated Clock (ns)	4,35	4,35	4,35	4,2	4,2
Uncertainty (ns)	0,62	0,62	0,62	0,62	0,62
cycle time (ns)	ರ	5	9	ಬ	5
total cycles	17	16	7.7	31	31
init	2	2	8	8	8
outer loop	15	14	14	23	23
inner loop	14	13	N/N	N/A	N/A
pipelining outer	ou	ou	ou	yes	yes
pipelining inner	ou	no	ou	ou	no
Initiation Interval	15	14	14	2	2

Table 2.2: Analysis Data Continued

	BRAM_18K	DSP48E	FF	LUT
Original directives	3	19	1487	1412
No pragma	5	4	802	1475
loop_flatten_on	3	23	1764	1668
loop_flatten_II_2	3	23	1777	1875
no_dependence	3	19	1487	1412
no_pipeline	5	4	802	1475
only dependence	5	4	786	1534
only loop flattening	5	8	1050	1783
only pipelining	3	23	1851	1849

Table 2.3: Utilization Estimates