# 指令调度

# Agenda


- 指令调度原理
- LLVM中的指令调度器及其工作过程
- 调度pass的定制



#### 指令调度原理

#### • 指令调度原理

load r1, a load r2, b add r3, r1, r2 load r4, c load r5, d mul r6, r4, r5 add r7, r3, r6 store e, r7



1: load r1, a

2: load r2, b

3-5 : stall

6: add r3, r1, r2

7: load r4, c

8: load r5, d

9-11 : stall

12: mul r6, r4, r5

13-14 : stall

15: add r7, r3, r6

16: store e, r7

#### 指令调度原理

● 指令调度原理 - 关键路径优先

1: load r5, d

2: load r4, c

3: load r2, b

4: load r1, a

5 : stall


6: mul r6, r4, r5

7 : stall

8: add r3, r1, r2

9: add r7, r3, r6

10 : store e, r7



# LLVM中的指令调度器及其工作过程





图4-2 LLVM后端执行流程

#### LLVM中的指令调度器及其工作过程



调度实现类





图4-14 调度器类继承关系

#### ScheduleDAGRRList

- o burrListDAGScheduler: 減少寄存器用量
- sourceListDAGScheduler:按源码顺序调度
- hybridListDAGScheduler:寄存器压力敏感
- ILPListDAGScheduler: 兼顾指令级并行度和寄存器压力



```
void SelectionDAGISel::CodeGenAndEmitDAG() {
// Run the DAG combiner in pre-legalize mode.
CurDAG->Combine(BeforeLegalizeTypes, AA, OptLevel);
CurDAG->LegalizeTypes():
// Run the DAG combiner in post-type-legalize mode.
CurDAG->Combine(AfterLegalizeTypes, AA, OptLevel);
CurDAG->LegalizeVectors();
CurDAG->LegalizeTypes();
CurDAG->Combine(AfterLegalizeVectorOps, AA, OptLevel);
CurDAG->Legalize():
CurDAG->Combine(AfterLegalizeDAG, AA, OptLevel);
DoInstructionSelection();
ScheduleDAGSDNodes *Scheduler = CreateScheduler();
Scheduler->Run(CurDAG, FuncInfo->MBB);
```

```
ScheduleDAGSDNodes *SelectionDAGISel::CreateScheduler() {
 return ISHeuristic(this, OptLevel);
static cl::opt<RegisterScheduler::FunctionPassCtor, false,
         RegisterPassParser<RegisterScheduler>>
ISHeuristic("pre-RA-sched",
         cl::init(&createDefaultScheduler). cl::Hidden.
         cl::desc("Instruction schedulers available (before register"
                   " allocation):"));
ScheduleDAGSDNodes* createDefaultScheduler(...) {
         if (OptLevel == CodeGenOpt::None II
         (ST.enableMachineScheduler() && ST.enableMachineSchedDefaultSched()) ||
         TLI->getSchedulingPreference() == Sched::Source)
         return createSourceListDAGScheduler(IS, OptLevel):
         if (TLI->getSchedulingPreference() == Sched::RegPressure)
         return createBURRListDAGScheduler(IS, OptLevel):
         if (TLI->getSchedulingPreference() == Sched::Hybrid)
         return createHybridListDAGScheduler(IS, OptLevel);
         if (TLI->getSchedulingPreference() == Sched::VLIW)
         return createVLIWDAGScheduler(IS, OptLevel);
         assert(TLI->getSchedulingPreference() == Sched::ILP &&
         "Unknown sched type!"):
         return createILPListDAGScheduler(IS. OptLevel):
```

#### ● 调度器生成函数生成优先级队列

- burrListDAGScheduler优先级队列:BURegReductionPriorityQueue
- sourceListDAGScheduler优先级队列: SrcRegReductionPriorityQueue
- hybridListDAGScheduler优先级队列: HybridBURRPriorityQueue
- ILPListDAGScheduler优先级队列: ILPBURRPriorityQueue

using ILPBURRPriorityQueue = RegReductionPriorityQueue<ilp Is rr sort>;

# RegReductionPriorityQueue RegReductionPQBase SchedulingPriorityQueue

```
ScheduleDAGSDNodes *
Ilvm::createBURRListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel) {
...

BURegReductionPriorityQueue *PQ = new BURegReductionPriorityQueue(*IS->MF, false, false, TII, TRI, nullptr);

ScheduleDAGRRList *SD = new ScheduleDAGRRList(*IS->MF, false/*needlatency*/, PQ, OptLevel);

PQ->setScheduleDAG(SD);

return SD;
}

using BURegReductionPriorityQueue = RegReductionPriorityQueue<br/>
bu_ls_rr_sort>;

using SrcRegReductionPriorityQueue = RegReductionPriorityQueue</br/>
src_sort>;

using HybridBURRPriorityQueue = RegReductionPriorityQueue</br/>
hybrid Is rr sort>;
```

#### • 调度过程

- 建立依赖图
- 执行列表调度

```
void SelectionDAGISel::CodeGenAndEmitDAG() {
ScheduleDAGSDNodes *Scheduler = CreateScheduler();
Scheduler->Run(CurDAG, FuncInfo->MBB);
void ScheduleDAGSDNodes::Run(SelectionDAG *dag, MachineBasicBlock *bb) {
 Schedule();
void ScheduleDAGRRList::Schedule() {
 // Build the scheduling graph.
 BuildSchedGraph(nullptr);
 AvailableQueue->initNodes(SUnits);
 ListScheduleBottomUp();
 AvailableQueue->releaseState();
```

#### • 建立依赖图

- 节点聚类
- 生成SUnit节点
- 添加调度边

```
void ScheduleDAGRRList::Schedule() {
...
// Build the scheduling graph.
BuildSchedGraph(nullptr);
...
AvailableQueue->initNodes(SUnits);
ListScheduleBottomUp();
AvailableQueue->releaseState();
...
}
```

```
void ScheduleDAGSDNodes::BuildSchedGraph(AAResults *AA) {
    ClusterNodes();
    BuildSchedUnits();
    AddSchedEdges();
}
```

```
bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, int64_t &Offset0, int64_t &Offset1) const {

if (!Load0->isMachineOpcode() || !Load1->isMachineOpcode()) return false;
...
}
```

```
bool SIInstrInfo::shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, int64_t Offset0, int64_t Offset1, unsigned NumLoads) const {

assert(Offset1 > Offset0 && "Second offset should be larger than first offset!");

return (NumLoads <= 16 && (Offset1 - Offset0) < 64);
}
```

#### • 建立依赖图

- 节点聚类
- 生成SUnit节点
- 添加调度边

```
void ScheduleDAGRRList::Schedule() {
...
// Build the scheduling graph.
BuildSchedGraph(nullptr);
...
AvailableQueue->initNodes(SUnits);
ListScheduleBottomUp();
AvailableQueue->releaseState();
...
}
```

```
NodelD = 2

NodelD = -1

NodelD = 2

NodelD = 2

SUnit

NodelD = 2

SUnit
```


#### • 建立依赖图

- 节点聚类
- 生成SUnit节点
- 添加调度边

```
enum Kind {
Data,
Anti,
Output,
Order
};

Barrier,
MayAliasMem,
MustAliasMem,
Artificial,
Weak,
Cluster
};
```

• 优先级队列类的继承关系



- -pre-RA-sched Instruction schedulers available (before register allocation):
- -enable-misched Enable the machine instruction scheduling pass.
- -enable-post-misched Enable the post-ra machine instruction scheduling pass.




图4-14 调度器类继承关系




图4-13 调度 pass 类继承关系

```
bool MachineScheduler::runOnMachineFunction(MachineFunction &mf) {
                                                                      ScheduleDAGInstrs *MachineScheduler::createMachineScheduler() {
if (skipFunction(mf.getFunction()))
                                                                       // Select the scheduler, or set the default.
  return false:
                                                                        MachineSchedRegistry::ScheduleDAGCtor Ctor = MachineSchedOpt;
                                                                        if (Ctor != useDefaultMachineSched)
if (EnableMachineSched.getNumOccurrences()) {
                                                                         return Ctor(this);
  if (!EnableMachineSched)
   return false:
                                                                       // Get the default scheduler set by the target for this function.
 } else if (!mf.getSubtarget().enableMachineScheduler())
                                                                        ScheduleDAGInstrs *Scheduler = PassConfig->createMachineScheduler(this);
  return false:
                                                                        if (Scheduler)
                                                                         return Scheduler:
// Initialize the context of the pass.
MF = &mf:
                                                                       // Default to GenericScheduler
MLI = &getAnalysis<MachineLoopInfo>();
                                                                       return createGenericSchedLive(this);
MDT = &getAnalysis<MachineDominatorTree>();
 PassConfig = &getAnalysis<TargetPassConfig>();
AA = &getAnalysis<AAResultsWrapperPass>().getAAResults();
                                                                                ScheduleDAGInstrs *GCNPassConfig::createMachineScheduler(
LIS = &getAnalysis<LiveIntervals>();
                                                                                 MachineSchedContext *C) const {
 RegClassInfo->runOnMachineFunction(*MF);
                                                                                 const GCNSubtarget &ST = C->MF->getSubtarget<GCNSubtarget>();
                                                                                 if (ST.enableSIScheduler())
// Instantiate the selected scheduler for this target, function, and optimization level.
                                                                                  return createSIMachineScheduler(C);
std::unique ptr<ScheduleDAGInstrs> Scheduler(createMachineScheduler());
                                                                                 return createGCNMaxOccupancyMachineScheduler(C);
 scheduleRegions(*Scheduler, false /*FixKillFlags*/);
return true;
```

```
void MachineSchedulerBase::scheduleRegions(ScheduleDAGInstrs &Scheduler,
                        bool FixKillFlags) {
                                                                                                         MachineBasicBlock
 for (MachineFunction::iterator MBB = MF->begin(), MBBEnd = MF->end(); MBB != MBBEnd; ++MBB) {
  Scheduler.startBlock(&*MBB);
                                                                                                            SchedRegion
  MBBRegionsVector MBBRegions:
                                                                                     RegionBegin
  getSchedRegions(&*MBB, MBBRegions, Scheduler.doMBBSchedRegionsTopDown());
  for (const SchedRegion &R: MBBRegions) {
                                                                                                            MachineInstr
   MachineBasicBlock::iterator I = R.RegionBegin;
                                                                                   NumRegionInstrs.
   MachineBasicBlock::iterator RegionEnd = R.RegionEnd;
   unsigned NumRegionInstrs = R.NumRegionInstrs;
                                                                                                            MachineInstr
                                                                                                                                 MBBRegions
   Scheduler.enterRegion(&*MBB, I, RegionEnd, NumRegionInstrs);
                                                                                      RegionEnd
                                                                                                            MachineInstr
   Scheduler.schedule();
   Scheduler.exitRegion();
                                                                                                            MachineInstr
```

Scheduler.schedule()函数可由后端定制

- AMDGPU GCN子目标实现GCNScheduleDAGMILive::schedule()
- AMDGPU SI子目标实现SIScheduleDAGMI::schedule()

图4-11 调度区域结构

# 寄存器分配前的MI调度器 - 调度代码框架

- 调度区域划分为三个区域:顶部调度区域 (Top-Zone)、底部调度区域(Bottom-Zone)和 未调度区域。
- buildDAGWithRegPressure
- postprocessDAG
- findRootsAndBiasEdges
- initQueues
- pickNode
- scheduleMI
- schedNode
- updateQueues

```
1 %5 = S LOAD %2
                                                                         2 %6 = S LOAD %2
                                                                                               3 %13 = V MOVE 0
                                                                                 5 %17 = S LOAD %6
                                                                4 %14 = S LOAD %6
void ScheduleDAGMILive::schedule() {
                                                                 6 %21 = COPY %14
                                                                                 7 %22 = COPY %17
 buildDAGWithRegPressure();
                                                               8 %20 = V FMA %5,%21,%22
 postprocessDAG();
 findRootsAndBiasEdges(TopRoots, BotRoots)
                                                    9 %23 = V ADD %14,%20
 initQueues(TopRoots, BotRoots);
                                                                0 %24 = V_ADD %20,%23
 while (true) {
  SUnit *SU = SchedImpl->pickNode(IsTopNoc
                                                                       %25 = V FMA %23,%17,%24
                                                                                             Bot-Zone
  if (!SU) break;
  scheduleMI(SU, IsTopNode):
                                                                             12 GLOBAL STORE %13,%25,%6
  SchedImpl->schedNode(SU, IsTopNode);
                                                              CurrentBottom
  updateQueues(SU, IsTopNode);
GCNMaxOccupancySchedStrategy::pickNode(bool &IsTopNode) {
 SU = pickNodeBidirectional(IsTopNode);
GCNMaxOccupancySchedStrategy::pickNodeBidirectional(bool &IsTopNode) {
 pickNodeFromQueue(Bot. ... . BotCand):
 pickNodeFromQueue(Top, ..., TopCand);
 tryCandidate(BotCand, TopCand, nullptr);
GCNMaxOccupancySchedStrategy::pickNodeFromQueue(..., SchedCandidate &Cand) {
 for (SUnit *SU : Q) {
  SchedCandidate TryCand;
  initCandidate();
  GenericScheduler::tryCandidate(Cand, TryCand, ZoneArg);
  Cand.setBest(TryCand);
```


0 %2 = COPY s[4:5]


CurrentTo


```
kernel void test(float a, float *x, float *y)
 float b = a*x[0] + y[0];
 float c = b + x[1];
 float d = c * y[1];
 v[2] = b + c + d;
s load dword s6. s[4:5]. 0x0
s load dwordx4 s[0:3], s[4:5], 0x8
v mov b32 e32 v0, 0
s mov b32 s33, 0
s waitcnt lgkmcnt(0)
s load dwordx2 s[0:1], s[0:1], 0x0
s load dwordx2 s[4:5], s[2:3], 0x0
s waitcnt lgkmcnt(0)
v mov b32 e32 v1, s0
v mov b32 e32 v2, s4
v fma f32 v1, s6, v1, v2
v add f32 e32 v2, s1, v1
v add f32 e32 v1, v1, v2
v fma f32 v1, v2, s5, v1
global store dword v0, v1, s[2:3] offset:8
s endpgm
```

```
%4 = tail call nonnull align 8 dereferenceable(24) i8 addrspace(4)*
     @llvm.amdgcn.kernarg.segment.ptr()
%5 = bitcast i8 addrspace(4)* %4 to float addrspace(4)*
%6 = load float, float addrspace(4)* %5, align 8, !invariant.load !14
%7 = getelementptr inbounds i8, i8 addrspace(4)* %4, i64 8
%8 = bitcast i8 addrspace(4)* %7 to float* addrspace(4)*
%9 = load float*, float* addrspace(4)* %8, align 8, !invariant.load !14
%10 = getelementptr inbounds i8, i8 addrspace(4)* %4, i64 16
%11 = bitcast i8 addrspace(4)* %10 to float* addrspace(4)*
%12 = load float*, float* addrspace(4)* %11, align 8, !invariant.load !14
%13 = load float, float* %9, align 4, !tbaa !15
%14 = fmul contract float %6, %13
%15 = load float, float* %12, align 4, !tbaa !15
%16 = fadd contract float %14, %15
%17 = getelementptr inbounds float, float* %9, i64 1
%18 = load float, float* %17, align 4, !tbaa !15
%19 = fadd contract float %16. %18
%20 = getelementptr inbounds float, float* %12, i64 1
%21 = load float, float* %20, align 4, !tbaa !15
%22 = fmul contract float %19, %21
%23 = fadd contract float %16, %19
%24 = fadd contract float %23. %22
%25 = getelementptr inbounds float, float* %12, i64 2
store float %24, float* %25, align 4, !tbaa !15
ret void
```


```
kernel void test(float a, float *x, float *y)
 float b = a*x[0] + y[0];
 float c = b + x[1]:
 float d = c * y[1];
 v[2] = b + c + d;
bb.0 (%ir-block.3):
liveins: $sgpr4 sgpr5
\%2:sqpr 64(p4) = COPY \$sqpr4 sqpr5
%5:sreg 32 xm0 xexec = S LOAD DWORD IMM %2:sgpr 64(p4), 0, 0, 0 :: (dereferenceable invariant load 4 from %ir.5, align 8, addrspace 4)
%6:sgpr 128 = S LOAD DWORDX4 IMM %2:sgpr 64(p4), 8, 0, 0 :: (dereferenceable invariant load 16 from %ir.9, align 8, addrspace 4)
%13:vgpr 32 = V MOV B32 e32 0, implicit $exec
%14:sreg 64 xexec = S LOAD DWORDX2 IMM %6.sub0 sub1:sgpr 128, 0, 0, 0 :: (load 8 from %ir.19, align 4, !tbaa !15, addrspace 1)
%17:sreg 64 xexec = S LOAD DWORDX2 IMM %6.sub2 sub3:sqpr 128, 0, 0, 0 :: (load 8 from %ir.24, align 4, !tbaa !15, addrspace 1)
%21:vgpr 32 = COPY %14.sub0:sreg 64 xexec
%22:vgpr 32 = COPY %17.sub0:sreg 64 xexec
%20:vgpr 32 = contract nofpexcept V FMA F32 0, %5:sreg 32 xm0 xexec, 0, %21:vgpr 32, 0, %22:vgpr 32, 0, 0, implicit $mode, implicit $exec
%23:vgpr 32 = contract nofpexcept V ADD F32 e32 %14.sub1:sreg 64 xexec, %20:vgpr 32, implicit $mode, implicit $exec
%24:vgpr 32 = contract nofpexcept V ADD F32 e32 %20:vgpr 32, %23:vgpr 32, implicit $mode, implicit $exec
%25:vgpr 32 = contract nofpexcept V FMA F32 0, %23:vgpr 32, 0, %17.sub1:sreg 64 xexec, 0, %24:vgpr 32, 0, 0, implicit $mode, implicit $exec
GLOBAL STORE DWORD SADDR %13:vgpr 32, %25:vgpr 32, %6.sub2 sub3:sqpr 128, 8, 0, 0, 0, implicit $exec :: (store 4 into %ir.33, !tbaa
!15, addrspace 1)
S ENDPGM 0
```











# 寄存器分配前的MI调度器 - 延迟计算函数调用栈















# Height: 当前节点到尾节点的最大路径长度

Depth: 16 Latency=80 Height: 0









```
void GCNMaxOccupancySchedStrategy::initCandidate(SchedCandidate &Cand, SUnit *SU, bool AtTop, const RegPressureTracker &RPTracker,
                    const SIRegisterInfo *SRI, unsigned SGPRPressure, unsigned VGPRPressure) {
 if (AtTop) TempTracker.getDownwardPressure(SU->getInstr(), Pressure, MaxPressure);
 else TempTracker.getUpwardPressure(SU->getInstr(), Pressure, MaxPressure);
 unsigned NewSGPRPressure = Pressure[AMDGPU::RegisterPressureSets::SReg 32];
 unsigned NewVGPRPressure = Pressure[AMDGPU::RegisterPressureSets::VGPR 32];
 // FIXME: Better heuristics to determine whether to prefer SGPRs or VGPRs.
 const unsigned MaxVGPRPressureInc = 16;
 bool ShouldTrackVGPRs = VGPRPressure + MaxVGPRPressureInc >= VGPRExcessLimit:
 bool ShouldTrackSGPRs = !ShouldTrackVGPRs && SGPRPressure >= SGPRExcessLimit:
 if (ShouldTrackVGPRs && NewVGPRPressure >= VGPRExcessLimit) {
  Cand.RPDelta.Excess = PressureChange(AMDGPU::RegisterPressureSets::VGPR 32);
  Cand.RPDelta.Excess.setUnitInc(NewVGPRPressure - VGPRExcessLimit):
 if (ShouldTrackSGPRs && NewSGPRPressure >= SGPRExcessLimit) {
  Cand.RPDelta.Excess = PressureChange(AMDGPU::RegisterPressureSets::SReg 32);
  Cand. RPDelta. Excess.setUnitInc(NewSGPRPressure - SGPRExcessLimit);
 int SGPRDelta = NewSGPRPressure - SGPRCriticalLimit:
 int VGPRDelta = NewVGPRPressure - VGPRCriticalLimit;
 if (SGPRDelta >= 0 || VGPRDelta >= 0) {
  if (SGPRDelta > VGPRDelta) {
   Cand.RPDelta.CriticalMax =
    PressureChange(AMDGPU::RegisterPressureSets::SReg 32);
   Cand.RPDelta.CriticalMax.setUnitInc(SGPRDelta);
  } else {
   Cand.RPDelta.CriticalMax =
    PressureChange(AMDGPU::RegisterPressureSets::VGPR 32);
   Cand.RPDelta.CriticalMax.setUnitInc(VGPRDelta);
```


SReg 32=6

VGPR 32=3

VGPRExcessLimit = 61

SGPRExcessLimit = 93

VGPRCriticalLimit = 21 SGPRCriticalLimit = 61





```
void GenericScheduler::tryCandidate(SchedCandidate &Cand,
                     SchedCandidate &TryCand,
                     SchedBoundary *Zone) const {
// Initialize the candidate if needed.
 if (!Cand.isValid()) {
  TryCand.Reason = NodeOrder;
  return:
 // Bias PhysReg Defs and copies to their uses and defined respectively.
 if (tryGreater(biasPhysReg(TryCand.SU, TryCand.AtTop),
          biasPhysReg(Cand.SU, Cand.AtTop), TryCand, Cand, PhysReg)) {
  return:
int biasPhysReg(const SUnit *SU, bool isTop) {
 const MachineInstr *MI = SU->getInstr():
 if (MI->isCopy()) {
  unsigned ScheduledOper = isTop ? 1:0;
  unsigned UnscheduledOper = isTop ? 0 : 1;
  if (Register::isPhysicalRegister(MI->getOperand(ScheduledOper).getReg()))
   return 1;
  . . .
 if (MI->isMoveImmediate()) {
  bool DoBias = true;
  for (const MachineOperand &Op : MI->defs()) {
   if (Op.isReg() && !Register::isPhysicalRegister(Op.getReg())) {
    DoBias = false:
    break:
 return 0;
```

```
0 %2 = COPY s[4:5]
```

```
3 %13 = V_MOVE 0
```

```
void ScheduleDAGMILive::schedule() {
 while (true) {
 SUnit *SU = SchedImpl->pickNode(IsTopNode);
 if (!SU) break;
  scheduleMI(SU, IsTopNode);
  SchedImpl->schedNode(SU, IsTopNode);
  updateQueues(SU, IsTopNode);
void ScheduleDAGMI::updateQueues(SUnit *SU, bool IsTopNode) {
// Release dependent instructions for scheduling.
 if (IsTopNode)
 releaseSuccessors(SU);
 else
 releasePredecessors(SU);
 SU->isScheduled = true;
```






Top-scheduled: 1, 3, 2 NOCAND Bottom-scheduled: 10, 3 ORDER Unscheduled: 4, 5, 6, 7, 8, 9

RPTracker.CurrSetPressure = SReg\_32=6, VGPR\_32=3


Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL\_STORE %13, %25, %6



Top-scheduled: 1, 3, 2 NOCAND Bottom-scheduled: 9, 3 ORDER Unscheduled: 4, 5, 6, 7, 8

RPTracker.CurrSetPressure = SReg\_32=6, VGPR\_32=3

Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL STORE %13, %25, %6




Top-scheduled: 1, 3, 2 NOCAND Bottom-scheduled: 8, 3 ORDER

Unscheduled: 4, 5, 6, 7

Scheduling SU(9) %23 = V\_ADD %14, %20 Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL\_STORE %13, %25, %6

RPTracker.CurrSetPressure = SReg\_32=8, VGPR\_32=2




Bottom-scheduled: 7, 3, 6, 1 WEAK

Unscheduled: 4, 5

RPTracker.CurrSetPressure = SReg\_32=9, VGPR\_32=3

Scheduling SU(8) %20 = V\_FMA 0, %5, %21, %22 Scheduling SU(9) %23 = V\_ADD %14, %20 Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL\_STORE %13, %25, %6



Top-scheduled: 1, 3, 2 NOCAND


Bottom-scheduled: 6, 3, 1, 5 BOT-HEIGHT

Unscheduled: 4

RPTracker.CurrSetPressure = SReg\_32=9, VGPR\_32=2

Scheduling SU(7) %22 = COPY %17 WEAK Scheduling SU(8) %20 = V\_FMA 0, %5, %21, %22 Scheduling SU(9) %23 = V\_ADD %14, %20 Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL\_STORE %13, %25, %6

```
bool tryLatency(GenericSchedulerBase::SchedCandidate &TryCand,
                                                                              3 %13 = V MOVE 0
                                                                                                       Cand
         GenericSchedulerBase::SchedCandidate &Cand.
                                                                                                       Depth: 0
         SchedBoundary &Zone) {
                                                                                                       Height: 1
 if (Zone.isTop()) {
 } else {
                                                                              6 %21 = COPY %14
                                                                                                        TryCand
  // Prefer the candidate with the lesser height, but only if one of them has
                                                                                                        Depth: 11
  // height greater than the total latency scheduled so far, otherwise either
                                                                                                        Height: 5
  // of them could be scheduled now with no stall.
  if (std::max(TryCand.SU->getHeight(), Cand.SU->getHeight()) >
    Zone.getScheduledLatency()) {
   if (tryLess(TryCand.SU->getHeight(), Cand.SU->getHeight(),
          TryCand, Cand, GenericSchedulerBase::BotHeightReduce))
                                                                              6 %21 = COPY %14
                                                                                                        Cand
    return true;
                                                                                                        Depth: 11
                                                                                                        Height: 5
  if (tryGreater(TryCand.SU->getDepth(), Cand.SU->getDepth(),
           TryCand, Cand, GenericSchedulerBase::BotPathReduce))
                                                                              5 %17 = S LOAD %6
                                                                                                        TryCand
   return true;
                                                                                                        Depth: 6
                                                                                                        Height: 10
 return false:
```




Top-scheduled: 1, 3, 2 NOCAND Bottom-scheduled: 3, 1, 5, 4 WEAK

Unscheduled:

RPTracker.CurrSetPressure = SReg\_32=9, VGPR\_32=1

Scheduling SU(6) %21 = COPY %14 BOT-HEIGHT Scheduling SU(7) %22 = COPY %17 Scheduling SU(8) %20 = V\_FMA 0, %5, %21, %22 Scheduling SU(9) %23 = V\_ADD %14, %20 Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL\_STORE %13, %25, %6




Top-scheduled: 1, 2 NOCAND Bottom-scheduled: 5, 1, 4 ORDER

Unscheduled:

RPTracker.CurrSetPressure = SReg\_32=9, VGPR\_32=0

Scheduling SU(6) %21 = COPY %14 Scheduling SU(7) %22 = COPY %17 Scheduling SU(8) %20 = V\_FMA 0, %5, %21, %22 Scheduling SU(9) %23 = V\_ADD %14, %20 Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL\_STORE %13, %25, %6




BotCand=4 TopCand=1

Top-scheduled: 1, 2 NOCAND Bottom-scheduled: 4, 1 WEAK Unscheduled:

Scheduling SU(6) %21 = COPY %14 Scheduling SU(7) %22 = COPY %17 Scheduling SU(8) %20 = V\_FMA 0, %5, %21, %22 Scheduling SU(9) %23 = V\_ADD %14, %20 Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5 Scheduling SU(12) GLOBAL\_STORE %13, %25, %6

Scheduling SU(5) %17 = S LOAD %6 ORDER

Scheduling SU(3) %13 = V\_MOV 0



BotCand=2 TopCand=1

Top-scheduled: 1, 2 NOCAND Bottom-scheduled: 2, 1 WEAK Unscheduled:

Ji isci leduled.

Scheduling SU(3) %13 = V\_MOV 0
Scheduling SU(6) %21 = COPY %14
Scheduling SU(7) %22 = COPY %17
Scheduling SU(8) %20 = V\_FMA 0, %5, %21, %22
Scheduling SU(9) %23 = V\_ADD %14, %20
Scheduling SU(10) %24 = V\_ADD %20, %23
Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24
Scheduling SU(0) %2 = COPY \$sgpr4\_sgpr5
Scheduling SU(12) GLOBAL\_STORE %13, %25, %6

Scheduling SU(4) %14 = S LOAD %6 WEAK

Scheduling SU(5) %17 = S\_LOAD %6

# preds left : 0

# succs left

Latency=5

**%5** = S LOAD **%2** CurrentBottom CurrentTop



Top-scheduled: 1 Bottom-scheduled: 1 Unscheduled:

void ScheduleDAGMILive::schedule() { buildDAGWithRegPressure(); postprocessDAG(); findRootsAndBiasEdges(TopRoots, BotRoots); initQueues(TopRoots, BotRoots); while (true) { SUnit \*SU = SchedImpl->pickNode(IsTopNode); if (!SU) break; scheduleMI(SU, IsTopNode); SchedImpl->schedNode(SU, IsTopNode); updateQueues(SU, IsTopNode);

Scheduling SU(2) %6 = S LOAD %2 WEAK Scheduling SU(4) %14 = S LOAD %6 Scheduling SU(5) %17 = S\_LOAD %6 Scheduling SU(3) %13 = V\_MOV 0 Scheduling SU(6) %21 = COPY %14 Scheduling SU(7) %22 = COPY %17 Scheduling SU(8) %20 = V FMA 0, %5, %21, %22 Scheduling SU(9) %23 = V ADD %14, %20 Scheduling SU(10) %24 = V ADD %20, %23 Scheduling SU(11) %25 = V FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sgpr4 sgpr5 Scheduling SU(12) GLOBAL STORE %13, %25, %6 buildDAGWithRegPressure();
postprocessDAG();
findRootsAndBiasEdges(TopRoots, BotRoots);
initQueues(TopRoots, BotRoots);
while (true) {
 SUnit \*SU = SchedImpl->pickNode(IsTopNode);
 if (!SU) break;
 scheduleMI(SU, IsTopNode);
 SchedImpl->schedNode(SU, IsTopNode);
 updateQueues(SU, IsTopNode);
}

Top-scheduled: Bottom-scheduled: Unscheduled: Scheduling SU(1) %5 = S\_LOAD %2 Scheduling SU(2) %6 = S\_LOAD %2 Scheduling SU(4) %14 = S\_LOAD %6 Scheduling SU(5) %17 = S\_LOAD %6 Scheduling SU(3) %13 = V\_MOV 0

void ScheduleDAGMILive::schedule() {

Scheduling SU(6) %21 = COPY %14 Scheduling SU(7) %22 = COPY %17 Scheduling SU(8) %20 = V\_FMA 0, %5, %21, %22 Scheduling SU(9) %23 = V\_ADD %14, %20 Scheduling SU(10) %24 = V\_ADD %20, %23 Scheduling SU(11) %25 = V\_FMA 0, %23, %17, %24 Scheduling SU(0) %2 = COPY \$sqpr4 sqpr5

Scheduling SU(12) GLOBAL STORE %13, %25, %6