
Advance FPGA Design

Yuan-Ho Chen

Department of Information & Computer Engineering
Chung Yuan Christian University
yhchen@ice.cycu.edu.tw




Outline

- Memory Design
- Clock Design


RAM for Verilog

```
module RAM_word5_bit8( cs, rw, address, din, dout);
parameter words = 5;
input
           cs, wr;
input
           [2:0]
                       address;
           [7:0]
input
                       din;
output
           [7:0]
                       dout;
                       ram data[o:words-1];
            [7:0]
reg
            [7:0]
                       dout;
reg
always @(negedge cs)
begin
      if(~wr)
           dout = ram_data[address[2:0]];
         else
           if(rw)
                       ram data[address[2:0]] = din;
           else
                       dout = 8'bz;
end
endmodule
```


New Source




New Source




Use the Dedicated Memory





Use the Dedicated Memory





Use the Dedicated Memory













Generator




DIC

Include Memory Instance



DIC

Include Memory Instance




Outline

- Memory Design
- Clock Design


DIC

New IP Core




21-17

Select IP




DIC

Set IP



21-19

Include DCM Instance



Include DCM Instance

