


# Advance FPGA Design

Yuan-Ho Chen

Department of Information & Computer Engineering  
Chung Yuan Christian University  
[yhchen@ice.cycu.edu.tw](mailto:yhchen@ice.cycu.edu.tw)



# Outline

---

- **Memory Design**
- Clock Design

# RAM for Verilog

```
module RAM_word5_bit8( cs, rw, address, din, dout);

parameter words = 5;


input      cs, wr;
input      [2:0]    address;
input      [7:0]    din;
output     [7:0]    dout;

reg        [7:0]    ram_data[0:words-1];
reg        [7:0]    dout;


always @(negedge cs)
begin
    if(~wr)
        dout = ram_data[address[2:0]];
    else
        if(rw)
            ram_data[address[2:0]] = din;
        else
            dout = 8'bz;
end

endmodule
```


# New Source




# New Source




# Use the Dedicated Memory



# Use the Dedicated Memory




# Use the Dedicated Memory







# Core Generator




# Core Generator




# Core Generator




# Core Generator




# Generator



# Include Memory Instance



# Include Memory Instance




# Outline

---


- Memory Design
- **Clock Design**



# New IP Core



# Select IP



# Set IP

Xilinx Clocking Wizard - General Setup

The diagram shows a central purple block labeled **DCM\_SP**. On the left, input pins are **CLKIN**, **CLKFB**, **RST** (checked), **PSEN**, **PSINCDEC**, and **PSCLK**. On the right, output pins are **CLK0** (checked), **CLK90**, **CLK180**, **CLK270**, **CLKDV**, **CLK2X** (checked), **CLK2X180**, **CLKFX**, **CLKFX180**, **STATUS**, **LOCKED** (checked), and **PSDONE**.

Input Clock Frequency  
[ ] MHz ☒ ns

Phase Shift  
Type: NONE  
Value: 0

CLKIN Source  
☒ External ☐ Internal  
    ☒ Single ☐ Differential

Feedback Source  
☐ External ☒ Internal ☐ None  
    ☒ Single ☐ Differential


Divide By Value  
2

Feedback Value  
☒ 1X ☐ 2X

☒ Use Duty Cycle Correction

More Info Advanced < Back Next > Cancel

# Include DCM Instance



# Include DCM Instance

