## **Subject Description Form**

Subject Code	EIE4110					
Subject Title	Introduction to VLSI and Computer-Aided Circuit Design					
Credit Value	3					
Level	4					
Pre-requisite	EIE3100 Analogue Circuit Fundamentals					
Co-requisite/ Exclusion	Nil					
Objectives	To enable students to gain knowledge and understanding in the following aspects:					
	<ol> <li>Fundamentals of VLSI circuits and systems.</li> <li>VLSI design CAD tools.</li> <li>Hardware Description Languages (VHDL)</li> <li>VLSI design prototyping using Field Programmable Gate Arrays (FPGAs)</li> </ol>					
Intended Subject Learning Outcomes	<ul> <li>Upon completion of the subject, students will be able to:</li> <li>Category A: Professional/academic knowledge and skills</li> <li>1. Understand the fundamentals of CMOS VLSI and associated technologies.</li> <li>2. Solve problems in the design of CMOS logic circuits, with particular reference to speed and power consumption.</li> <li>3. Acquire hands-on skills of using CAD tools in VLSI design.</li> <li>4. Appreciate the design process in VLSI through a mini-project on the design of a CMOS sub-system.</li> <li>Category B: Attributes for all-roundedness</li> <li>5. Communicate effectively.</li> </ul>					
Subject Superpial	<ul><li>6. Think critically and creatively.</li><li>7. Assimilate new technological and development in related field.</li></ul>					
Subject Synopsis/ Indicative Syllabus	1. Overview of VLSI Design VLSI design methodology; functional, logic and physical design; gate arrays and standard cells, programmable logic devices; system-on-chip.  2. CMOS Fabrication and Layout Fabrication processes in CMOS VLSI; latch-up; characteristics of devices in VLSI; mask layout techniques and design rules.					
	<ul> <li>3. <u>CMOS Logic Circuits</u>         Transmission gates; static and dynamic gates and flip flops; domino logic.</li> <li>4. <u>High Speed CMOS Logic Design</u>         Delay estimation and transistor sizing; device and interconnect capacitance; optimal delay design of buffers</li> </ul>					
	<ul> <li>5. Logic Synthesis         Synthesis of Hardware Description Languages (HDL) e.g. VHDL or Verilog into gate-netlists. Timing and area optimizations.</li> <li>6 High-Level Synthesis         Synthesis of behavioural descriptions e.g. ANSI-C into Register Transfer Level Descriptions (i.e. synthesizable – Verilog or VHDL). Review of three main steps: (1) Resource allocation, (2)scheduling and (3) binding</li> </ul>					

#### 7 Physical Design

Logic netlist partitioning methods, floor planning, placement of gate-netlists and routing

## 8. Power Grid and Clock Design

Design of VLSI power grids and clock trees

## 9. VLSI Power and Thermal Considerations

Power (static and dynamic power) estimation. Main factors that impact power consumption and how to reduce them e.g. Clock gating, Dynamic Voltage and Frequency Scaling (DVFS), voltage island.

### 10 Design for Test (DFT)

Testability of ICs, scan chain, boundary scan, ATPG

## **Laboratory Experiment/Mini-project:**

- 1. Practice of CAD tools for VLSI design: circuit simulation and FPGA implementation using a FPGA prototyping board
- 2. Mini-project: design of a VLSI sub-system for computer or communication applications.

# Teaching/ Learning Methodology

Teaching and Learning Method	Intended Subject Learning Outcome	Remarks
Lectures, supplemented with interactive questions and answers, and short quizzes	1, 2, 6, 7	In lectures, students are introduced to the knowledge of the subject, and comprehension is strengthened with interactive Q&A and short quizzes. They will be able to explain and generalize knowledge in VLSI.
Tutorials where design problems are discussed, and are given to students for them to solve	1, 2, 5, 6	In tutorials, students <i>apply</i> what they have learnt in analyzing the cases and solving the problems given by the tutor. They will <i>analyze</i> the given information, <i>compare</i> and <i>contrast</i> different scenarios and propose solutions or alternatives.
Laboratory sessions, where students will perform a mini- project on a subsystem design using CAD tools. They will have to write a report on their mini-projects.	2, 3, 4, 5, 6	Students <i>acquire</i> hands-on experience in using CAD tools in VLSI design, and <i>apply</i> what they have learnt in lectures/tutorials to do a mini-project on the design of a subsystem.
Assignment and Homework	1, 2, 3, 4, 5, 6	Through working assignment and homework, students will develop a firm understanding and <i>comprehension</i> of the <i>knowledge</i> taught. They will <i>analyze</i> given information and <i>apply</i> knowledge in solving problem. For some design type of questions, they will have to <i>synthesize</i> solutions by <i>evaluating</i> different alternatives.

Assessment Methods in Alignment with Intended Subject Learning Outcomes

Specific Assessment Methods/Tasks		% Weighting	Ou (Pl	Intended Subject Learnin Outcomes to be Assesse (Please tick as appropriate)				_	
			1	2	3	4	5	6	7
1.	Continuous Assessment (total 50%)								
•	Min-project	20%	✓	✓	✓	✓		✓	✓
•	Individual Assignment	15%	✓	✓			✓		
•	Laboratory works and reports	15%		<b>✓</b>	✓	✓	<b>✓</b>		
2.	Examination	50%	✓	✓	✓	✓		✓	
Total		100%							

The continuous assessment will consist of a mini-project, a number of laboratory sessions.

Explanation of the appropriateness of the assessment methods in assessing the intended learning outcomes:

Specific Assessment Methods/ Tasks	Remark
Mini-project	Students are required to conduct one mini-project in teams of 3-4 students. The emphasis is on assessing their ability to apply knowledge and skills learned in designing a complex VLSI system, ability in working with other people and ability to take data and relate the measurement results to theory. Expectation and grading criteria will be given.
Individual assignment	The students will work on a small individual assignment to as demonstrate the development an analytical skills related the design of VLSI circuits.
Laboratory works and reports	Students will be required to perform 6-7 laboratory sessions and write an individual laboratory report. The emphasis is on assessing their ability to <i>use</i> VLSI CAD tools effectively to perform VLSI <i>design</i> . Expectation and grading criteria will be given as in the case of mini-project.
Examination	There will be an end-of-semester examination to assess students' achievement of all the learning outcomes. Expectation and grading criteria will be given as in the case of mini-project.

Student Study Effort Expected	Class contact (time-tabled):				
Lifort Expected	Lecture	24 Hours			
	Tutorial/Laboratory/Practice Classes	15 Hours			
	Other student study effort:				
	Lecture: preview/review of notes; homework/assignment; preparation for test/quizzes/examination	36 Hours			
	Tutorial/Laboratory/Practice Classes: preview of materials, revision and/or reports writing	30 Hours			
	Total student study effort:	105 Hours			
Reading List and References	<ol> <li>Reference Books:</li> <li>D.A. Hodges, H.G. Jackson and R.A. Saleh, Analysis and Design of Digital Integrated Circuits, 3<sup>rd</sup> ed., New York: McGraw-Hill, 2003.</li> <li>W. Wolf, Modern VLSI Design: System-on-chip Design, 3<sup>rd</sup> ed., Englewood Cliffs: Prentice-Hall, 2002.</li> <li>P. Ashenden, The Designers Guide to VHDL,3<sup>rd</sup> ed., Morgan Kaufmann, 2008.</li> </ol>				
Last Updated	June 2015				
Prepared by	Dr Benjamin CARRION SCHAFER				