Intermediate Language Design of High-level Language VMs

Towards Comprehensive Concurrency Support

Stefan Marr Software Languages Lab Vrije Universiteit Brussel Michael Haupt
Hasso Plattner Institute
University of Potsdam

Theo D'Hondt Software Languages Lab Vrije Universiteit Brussel



Agenda

- Motivation
- Survey Design
- Concurrency Support
- Conclusion
- Outlook



Motivation

- VMs support concurrency insufficiently!
 - Why? Because, we want multi-language VMs
 - Fast JITs, great GCs

- How to design an intermediate language?
 - To our knowledge
 - No surveys
 - No overview of design space/tradeoffs




How to design an intermediate language?

SURVEY DESIGN



Survey Design
































Google V8 svn

All trademarks and logos are the property of their respective owners.



Survey Criteria

- Specification vs. implementation
- Abstraction level of intermediate language
- Machine model
- Representation, instruction encoding
- Instruction categories
 - Arithmetic & logic, control flow, stack, ...
- Optimizations



Type Abstraction Model

stack

stack

stack

stack

stack

Spec. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. AST

TraceMonkey Impl. Bytecode

CLI

Ruby 1.9

Squeak

Self

V8

#Regs Execution

2threaded

0 switch, threaded

1threaded, JIT

OJIT

-JIT

0 -

in Byte #Ops

>= 1

>= 32

1 or 2

>= 1

1

var

var

var

var

fixed

217

77

17

71

234

38

CPython	Impl.	Bytecode	stack	0	switch	var	1 or 3	102
Dalvik VM	Impl.	Bytecode	register	o	threaded	var	>= 2	218
Dis VM	Spec.	Bytecode	mem-mem	0	-	var	1 - 33	158
Erlang	Impl.	Bytecode	register	1024	threaded, JIT	fixed	4	148
JVM	Spec.	Bytecode	stack	0	-	var	>= 1	201
Lua	Impl.	Bytecode	register	255	switch	fixed	4	38
Mozart	Impl.	Bytecode	reg-mem	∞	threaded	var	4 - 24	97
Parrot	Spec.	Bytecode	register	∞	switch,threaded,JIT	var	>= 4	>1200
PHP	Impl.	Bytecode	reg-mem	∞	threaded	fixed	76	136
Rubinius	Impl.	Bytecode	stack	0	JIT	var	4 -16	89
Ruby 1.8	Impl.	AST	stack	0	switch	_	_	105

Type Abstraction Model

stack

stack

stack

stack

Spec. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. AST

TraceMonkey Impl. Bytecode

CLI

Self

V8

Squeak

#Regs Execution

0 -

Length in Byte #Ops

>= 1

var

fixed

var

var

1

1 or 2

>= 1

217

17

71

234

38

	·						
Impl.	Bytecode	stack	0	switch	var	1 or 3	102
Impl.	Bytecode	register	∞	threaded	var	>= 2	218
Spec.	Bytecode	mem-mem	0	-	var	1 - 33	158
Impl.	Bytecode	register	1024	threaded, JIT	fixed	4	148
Spec.	Bytecode	stack	0	-	var	>= 1	201
Impl.	Bytecode	register	255	switch	fixed	4	38
Impl.	Bytecode	reg-mem	∞	threaded	var	4 - 24	97
Spec.	Bytecode	register	∞	switch,threaded,JIT	var	>= 4	>1200
Impl.	Bytecode	reg-mem	∞	threaded	fixed	76	136
Impl.	Bytecode	stack	0	JIT	var	4 -16	89
Impl.	AST	stack	0	switch	-	-	105
Impl.	Bytecode	stack	2	threaded	var	>= 32	77
	Impl. Spec. Impl. Spec. Impl. Spec. Impl. Impl. Impl. Impl. Impl.	Impl. Bytecode Impl. Bytecode Spec. Bytecode Impl. Bytecode Spec. Bytecode Impl. Bytecode	Impl. Bytecode register Spec. Bytecode mem-mem Impl. Bytecode register Spec. Bytecode stack Impl. Bytecode register Impl. Bytecode register Impl. Bytecode reg-mem Spec. Bytecode register Impl. Bytecode reg-mem Impl. Bytecode stack Impl. AST stack	Impl. Bytecode register ∞ Spec. Bytecode mem-mem 0 Impl. Bytecode register 1024 Spec. Bytecode stack 0 Impl. Bytecode register 255 Impl. Bytecode register ∞ Spec. Bytecode reg-mem ∞ Impl. Bytecode reg-mem ∞ Impl. Bytecode stack 0 Impl. AST stack 0	Impl. Bytecode register ∞ threaded Spec. Bytecode mem-mem 0- Impl. Bytecode register 1024 threaded, JIT Spec. Bytecode stack 0- Impl. Bytecode register 255 switch Impl. Bytecode reg-mem ∞ threaded Spec. Bytecode register ∞ switch, threaded, JIT Impl. Bytecode reg-mem ∞ threaded Impl. Bytecode stack 0 JIT Impl. AST stack 0 switch	Impl. Bytecode register ∞ threaded var Spec. Bytecode mem-mem 0 - var Impl. Bytecode register 1024 threaded, JIT fixed Spec. Bytecode stack 0 - var Impl. Bytecode register 255 switch fixed Impl. Bytecode reg-mem ∞ threaded var Spec. Bytecode reg-mem ∞ threaded, JIT var Impl. Bytecode reg-mem ∞ threaded fixed Impl. Bytecode stack 0 JIT var Impl. AST stack 0 switch -	Impl. Bytecode register ∞ threaded var $>= 2$ Spec. Bytecode mem-mem 0- var 1-33 Impl. Bytecode register 1024 threaded, JIT fixed 4 Spec. Bytecode stack 0- var $>= 1$ Impl. Bytecode register 255 switch fixed 4 Impl. Bytecode reg-mem ∞ threaded var $4-24$ Spec. Bytecode register ∞ switch, threaded, JIT var $>= 4$ Impl. Bytecode reg-mem ∞ threaded fixed 76 Impl. Bytecode stack 0 JIT var $4-16$ Impl. AST stack 0 switch $-$

OJIT

-JIT

0 switch, threaded

1threaded, JIT

Type Abstraction Model

stack

stack

stack

stack

stack

Spec. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. AST

TraceMonkey Impl. Bytecode

CLI

Ruby 1.9

Squeak

Self

V8

#Regs Execution

2threaded

0 switch, threaded

1threaded, JIT

OJIT

-JIT

0 -

Length in Byte #Ops

>= 1

>= 32

1 or 2

>= 1

1

var

var

var

var

fixed

217

77

17

71

234

38

CPython	Impl.	Bytecode	stack	0	switch	var	1 or 3	102
Dalvik VM	Impl.	Bytecode	register	∞	threaded	var	>= 2	218
Dis VM	Spec.	Bytecode	mem-mem	0	-	var	1 - 33	158
Erlang	Impl.	Bytecode	register	1024	threaded, JIT	fixed	4	148
JVM	Spec.	Bytecode	stack	0	_	var	>= 1	201
Lua	Impl.	Bytecode	register	255	switch	fixed	4	38
Mozart	Impl.	Bytecode	reg-mem	∞	threaded	var	4 - 24	97
Parrot	Spec.	Bytecode	register	∞	switch,threaded,JIT	var	>= 4	>1200
PHP	Impl.	Bytecode	reg-mem	∞	threaded	fixed	76	136
Rubinius	Impl.	Bytecode	stack	0	JIT	var	4 -16	89
Ruby 1.8	Impl.	AST	stack	0	switch	_	-	105

#Regs Execution

2threaded

0 switch, threaded

1threaded, JIT

OJIT

-JIT

0 -

in Byte #Ops

217

77

17

71

234

38

>= 1

>= 32

1 or 2

>= 1

1

var

var

fixed

var

var

Type Abstraction Model

stack

stack

stack

stack

stack

Spec. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. AST

TraceMonkey Impl. Bytecode

CLI

Ruby 1.9

Squeak

Self

V8

CPython	Impl.	Bytecode	stack	C) switch	var	1 or 3	102
Dalvik VM	Impl.	Bytecode	register	œ	threaded	var	>= 2	218
Dis VM	Spec.	Bytecode	mem-mem	C) -	var	1 - 33	158
Erlang	Impl.	Bytecode	register	1024	threaded, JIT	fixed	4	148
JVM	Spec.	Bytecode	stack	C) -	var	>= 1	201
Lua	Impl.	Bytecode	register	255	switch	fixed	4	38
Mozart	Impl.	Bytecode	reg-mem	œ	threaded	var	4 - 24	97
Parrot	Spec.	Bytecode	register	œ	switch,threaded,JIT	var	>= 4	>1200
PHP	Impl.	Bytecode	reg-mem	œ	threaded	fixed	76	136
Rubinius	Impl.	Bytecode	stack	C	TIU	var	4 -16	89
Ruby 1.8	Impl.	AST	stack	C	switch	-	-	105

#Regs Execution

0 -

Length in Byte #Ops

>= 1

var

fixed

var

var

1 or 2

>= 1

217

17

71

234

38

Type Abstraction Model

stack

stack

stack

stack

Spec. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. AST

TraceMonkey Impl. Bytecode

CLI

Self

V8

Squeak

	· '						
Impl.	Bytecode	stack	0	switch	var	1 or 3	102
Impl.	Bytecode	register	∞	threaded	var	>= 2	218
Spec.	Bytecode	mem-mem	0	-	var	1 - 33	158
Impl.	Bytecode	register	1024	threaded, JIT	fixed	4	148
Spec.	Bytecode	stack	0	-	var	>= 1	201
Impl.	Bytecode	register	255	switch	fixed	4	38
Impl.	Bytecode	reg-mem	∞	threaded	var	4 - 24	97
Spec.	Bytecode	register	∞	switch,threaded,JIT	var	>= 4	>1200
Impl.	Bytecode	reg-mem	∞	threaded	fixed	76	136
Impl.	Bytecode	stack	0	JIT	var	4 -16	89
Impl.	AST	stack	0	switch	-	-	105
Impl.	Bytecode	stack	2	threaded	var	>= 32	77
	Impl. Spec. Impl. Spec. Impl. Spec. Impl. Impl. Impl. Impl. Impl.	Impl. Bytecode Impl. Bytecode Spec. Bytecode Impl. Bytecode Spec. Bytecode Impl. Bytecode	Impl. Bytecode register Spec. Bytecode mem-mem Impl. Bytecode register Spec. Bytecode stack Impl. Bytecode register Impl. Bytecode reg-mem Spec. Bytecode register Impl. Bytecode reg-mem Impl. Bytecode stack Impl. Bytecode stack Impl. AST stack	Impl. Bytecode register ∞ Spec. Bytecode mem-mem 0 Impl. Bytecode register 1024 Spec. Bytecode stack 0 Impl. Bytecode register 255 Impl. Bytecode register ∞ Spec. Bytecode reg-mem ∞ Impl. Bytecode reg-mem ∞ Impl. Bytecode stack 0 Impl. AST stack 0	Impl. Bytecode register ∞ threaded Spec. Bytecode mem-mem 0- Impl. Bytecode register 1024 threaded, JIT Spec. Bytecode stack 0- Impl. Bytecode register 255 switch Impl. Bytecode reg-mem ∞ threaded Spec. Bytecode reg-mem ∞ threaded, JIT Impl. Bytecode reg-mem ∞ threaded Impl. Bytecode stack 0 JIT Impl. AST stack 0 switch	Impl. Bytecode register ∞ threaded var Spec. Bytecode mem-mem 0 - var Impl. Bytecode register 1024 threaded, JIT fixed Spec. Bytecode stack 0 - var Impl. Bytecode register 255 switch fixed Impl. Bytecode reg-mem ∞ threaded var Spec. Bytecode reg-mem ∞ threaded fixed Impl. Bytecode reg-mem ∞ threaded fixed Impl. Bytecode stack 0 JIT var Impl. AST stack 0 switch -	Impl. Bytecode register ∞ threaded var $>= 2$ Spec. Bytecode mem-mem 0- var 1-33 Impl. Bytecode register 1024threaded, JIT fixed 4 Spec. Bytecode stack 0- var $>= 1$ Impl. Bytecode register 255 switch fixed 4 Impl. Bytecode reg-mem ∞ threaded var $4-24$ Spec. Bytecode register ∞ switch, threaded, JIT var $>= 4$ Impl. Bytecode reg-mem ∞ threaded fixed 76 Impl. Bytecode stack 0 JIT var $4-16$ Impl. AST stack 0 switch $-$

OJIT

-JIT

Oswitch, threaded

1threaded, JIT

Type Abstraction Model

stack

stack

stack

stack

Spec. Bytecode

Impl. Bytecode

Impl. Bytecode

Impl. AST

TraceMonkey Impl. Bytecode

CLI

Self

V8

Squeak

#Regs Execution

0 -

Length in Byte #Ops

>= 1

var

fixed

var

var

1 or 2

>= 1

217

17

71

234

38

Impl.	Bytecode	stack	0	switch	var	1 or 3	102
Impl.	Bytecode	register	∞	threaded	var	>= 2	218
Spec.	Bytecode	mem-mem	0	-	var	1 - 33	158
Impl.	Bytecode	register	1024	threaded, JIT	fixed	4	148
Spec.	Bytecode	stack	0	-	var	>= 1	201
Impl.	Bytecode	register	255	switch	fixed	4	38
Impl.	Bytecode	reg-mem	∞	threaded	var	4 - 24	97
Spec.	Bytecode	register	∞	switch,threaded,JIT	var	>= 4	>1200
Impl.	Bytecode	reg-mem	∞	threaded	fixed	76	136
Impl.	Bytecode	stack	0	TIL	var	4 -16	89
Impl.	AST	stack	0	switch	-	-	105
Impl.	Bytecode	stack	2	threaded	var	>= 32	77
	Impl. Spec. Impl. Spec. Impl. Spec. Impl. Impl. Impl. Impl.	Impl. Bytecode Impl. Bytecode Spec. Bytecode Impl. Bytecode Spec. Bytecode Impl. Bytecode	Impl. Bytecode register Spec. Bytecode mem-mem Impl. Bytecode register Spec. Bytecode stack Impl. Bytecode register Impl. Bytecode reg-mem Spec. Bytecode register Impl. Bytecode reg-mem Impl. Bytecode stack Impl. Bytecode stack Impl. AST stack	Impl. Bytecode register Spec. Bytecode mem-mem Impl. Bytecode register Spec. Bytecode stack Impl. Bytecode register Impl. Bytecode register Spec. Bytecode reg-mem Spec. Bytecode register Impl. Bytecode register Impl. Bytecode reg-mem Impl. Bytecode stack Impl. Bytecode stack Impl. Bytecode stack Impl. Bytecode stack Impl. AST	Impl. Bytecode register ∞ threaded Spec. Bytecode mem-mem 0- Impl. Bytecode register 1024 threaded, JIT Spec. Bytecode stack 0- Impl. Bytecode register 255 switch Impl. Bytecode reg-mem ∞ threaded Spec. Bytecode reg-mem ∞ threaded,JIT Impl. Bytecode reg-mem ∞ threaded Impl. Bytecode stack 0 JIT Impl. AST stack 0 switch	Impl. Bytecode register ∞ threaded var Spec. Bytecode mem-mem 0 - var Impl. Bytecode register 1024 threaded, JIT fixed Spec. Bytecode stack 0 - var Impl. Bytecode register 255 switch fixed Impl. Bytecode reg-mem ∞ threaded var Spec. Bytecode reg-mem ∞ threaded, JIT var Impl. Bytecode reg-mem ∞ threaded fixed Impl. Bytecode stack 0 JIT var Impl. AST stack 0 switch -	Impl. Bytecode register ∞ threaded var $>= 2$ Spec. Bytecode mem-mem 0- var 1-33 Impl. Bytecode register 1024 threaded, JIT fixed 4 Spec. Bytecode stack 0- var $>= 1$ Impl. Bytecode register 255 switch fixed 4 Impl. Bytecode reg-mem ∞ threaded var 4-24 Spec. Bytecode register ∞ switch, threaded, JIT var $>= 4$ Impl. Bytecode reg-mem ∞ threaded fixed 76 Impl. Bytecode stack 0 JIT var ∞ 4-16 Impl. AST stack 0 switch ∞

OJIT

-JIT

Oswitch, threaded

1threaded, JIT

How to support concurrency in an intermediate language?

CONCURRENCY SUPPORT




Reminder: Motivation

- VMs support concurrency insufficiently!
 - Why? Because, we want multi-language VMs
 - Fast JITs
 - Great GCs

→ Add concurrency to intermediate language



Why Concurrency in ILs?





Concurrency Support in the IL?
































Google V8 svn



Concurrency Support in the IL?































Google V8 svn

only 6 out of 17



Survey Criteria - Concurrency

- Concurrency support
 - Concurrency model
 - Included instructions
 - Standard library (stdlib)
















Common Language Infrastructure

- volatile. (prefix instruction)
 - marks a subsequent pointer reference
- Synchronized methods
- Memory model
 - Atomic read or write of certain aligned data
- Standard library
 - Memory barriers, atomic updates
 - Parallel loops, futures,...



Dis VM (spec. 4th ed.)

- Inspired by Communicating Sequential Processes
 - spawn new thread
 - new* new channel
 - recv, send on given channel
 - alt, nbalt send or receiveon ready channel
- Memory model unspecified

inferno 4th EDITION				
Model CSP				
IL	High-level			
StdLib High-level				

Erlang

- Actors model
 - send, wait, wait_timeout
 - remove_message
 - timeout
- Pure, functional language
 - No memory model specified
 - Only high-level constructs in stdlib.

ERLANG					
Model Actors					
IL	High-level				
StdLib	High-level				

Java Virtual Machine

- monitorenter/-exit
 - For synchronized blocks
- Synchronized methods
- Memory model
- Standard library
 - Low- and high-level constructs
- DalvikVM promises the same •

Model	Threads/Locks				
IL	Marginal				
StdLib	Low-/high-level				

Mozart

- LOCKTHREAD
 - No unlock
- Implicit support
 - Data-flow variables, distribution
- Standard library
 - High-level constructs
 - Futures, stream channels,...

motart				
Model	Data-flow			
IL	Marginal			
StdLib	High-level			

Conclusion

	Microsoft* NET	inferno engrou	ERLANG	moıart
Model	Threads/Locks	CSP	Actors	Data-flow
IL	Marginal	High-level	High-level	Marginal
StdLib	Low/high-level	High-level	High-level	High-level

- Wide range of supported models
 - No notion of multiple models
 - Often limited to implicit semantics or guaranties
 - Often most functionality in standard library



Outlook

- Multi-language VMs have to
 - Enable language designer to invent new constructs/concepts
 - Provide low- and high-level constructs
 - Low-level: Memory barriers, atomic updates, ...
 - High-level: Tuplespaces, STM, Actors, ...

Open question: tradeoffs IL vs. stdlib.



