
ESP32-SOLO-1

Datasheet Version 2.3





1 Module Overview

Note:

Check the link or the QR code to make sure that you use the latest version of this document: https://espressif.com/documentation/esp32-solo-1_datasheet_en.pdf



1.1 Features

CPU and On-Chip Memory

- ESP32-SOWD embedded, Xtensa single-core 32-bit LX6 microprocessor, up to 240 MHz
- 448 KB ROM
- 520 KB SRAM
- 8 KB SRAM in RTC

Wi-Fi

- 802.11b/g/n
- Bit rate: 802.11n up to 150 Mbps
- A-MPDU and A-MSDU aggregation
- 0.4 μ s guard interval support
- Center frequency range of operating channel:
 2412 ~ 2484 MHz

Bluetooth®

- Bluetooth V4.2 BR/EDR and Bluetooth LE specification
- Class-1, class-2 and class-3 transmitter
- AFH
- CVSD and SBC

Peripherals

• Up to 32 GPIOs

- 5 strapping GPIOs
- SD card, UART, SPI, SDIO, I2C, LED PWM, Motor PWM, I2S, IR, pulse counter, GPIO, capacitive touch sensor, ADC, DAC, TWAI® (compatible with ISO 11898-1, i.e. CAN Specification 2.0)

Integrated Components on Module

- 40 MHz crystal oscillator
- 4 MB SPI flash

Antenna Options

On-board PCB antenna

Operating Conditions

- Operating voltage/Power supply: 3.0 ~ 3.6 V
- Operating ambient temperature:
 - 85 °C version: -40 ~ 85 °C
 - 105 °C version: -40 ~ 105 °C

Certification

- RF certification: See certificates for ESP32-SOLO-1
- Green certification: REACH/RoHS

Test

• HTOL/HTSL/uHAST/TCT/ESD

1.2 Series Comparison

ESP32-SOLO-1 is a powerful, generic Wi-Fi + Bluetooth[®] + Bluetooth LE MCU module that targets a wide variety of applications, ranging from low-power sensor networks to the most demanding tasks, such as voice

encoding, music streaming and MP3 decoding.

ESP32-SOLO-1 comes with a PCB antenna. The module comes in two versions:

- 85 °C version
- 105 °C version

The Series Comparison for the module is as follows:

Table 1: ESP32-SOLO-1 Series Comparison

Ordering Code	Flash ³	Ambient Temp. ¹ (°C)	Size ² (mm)	
ESP32-SOLO-1-N4	4 MB	-40 ~ 85	18 × 25.5 × 3.1	
ESP32-SOLO-1-H4	4 MB	-40 ~ 105	16 ^ 25.5 ^ 5.1	

¹ Ambient temperature specifies the recommended temperature range of the environment immediately outside the Espressif module.

At the core of this module is the ESP32-SOWD chip. ESP32-SOWD is a member of the ESP32 family of chips, which features a single core and contains all the peripherals of its dual-core counterparts. Available in a 5×5 mm QFN, ESP32-SOWD offers great value for money, with its sustained performance when powering complex IoT applications.

Note:

- For more information on ESP32-SOWD, please refer to ESP32 Series Datasheet.
- For chip revision identification, ESP-IDF release that supports a specific chip revision, and other information on chip revisions, please refer to ESP32 Series SoC Errata > Section Chip Revision Identification.

Applications 1.3

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture
- POS Machines
- Service Robot

- Audio Devices
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- Speech Recognition
- Image Recognition
- SDIO Wi-Fi + Bluetooth Networking Card

² For details, refer to Section 9 *Module Dimensions*.

³ For specifications, refer to Section 5.5 *Memory Specifications*.

Contents

1.1 1.2 1.3	Module Overview Features Series Comparison Applications	2 2 2 3
2 2.1 2.2	Pin Definitions Pin Layout Pin Description	8 8 8
3.1 3.2 3.3 3.4 3.5 3.6	Boot Configurations Chip Boot Mode Control Internal LDO (VDD_SDIO) Voltage Control UOTXD Printing Control Timing Control of SDIO Slave JTAG Signal Source Control Chip Power-up and Reset	11 12 13 14 14 14 14
4 4.1 4.2	Peripherals Peripheral Overview Digital Peripherals 4.2.1 General Purpose Input / Output Interface (GPIO) 4.2.2 Serial Peripheral Interface (SPI) 4.2.3 Universal Asynchronous Receiver Transmitter (UART) 4.2.4 I2C Interface 4.2.5 I2S Interface 4.2.6 Remote Control Peripheral 4.2.7 Pulse Counter Controller (PCNT) 4.2.8 LED PWM Controller 4.2.9 Motor Control PWM 4.2.10 SD/SDIO/MMC Host Controller 4.2.11 SDIO/SPI Slave Controller 4.2.12 TWAI® Controller 4.2.13 Ethernet MAC Interface	16 16 16 16 16 17 17 18 18 19 19 20 21 21 22
4.3	Analog Peripherals 4.3.1 Analog-to-Digital Converter (ADC) 4.3.2 Digital-to-Analog Converter (DAC) 4.3.3 Touch Sensor	23 23 24 25
5 5.1 5.2 5.3 5.4	Electrical Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics (3.3 V, 25 °C) Current Consumption Characteristics	26 26 26 26 27

5.5	Memory Specifications	27
6 6.1	RF Characteristics Wi-Fi Radio 6.1.1 Wi-Fi RF Transmitter (TX) Characteristics 6.1.2 Wi-Fi RF Receiver (RX) Characteristics Bluetooth LE Radio 6.2.1 Receiver 6.2.2 Transmitter	29 29 30 31 31
7	Module Schematics	33
8	Peripheral Schematics	34
9	Module Dimensions	35
10 10.1 10.2	PCB Layout Recommendations PCB Land Pattern Module Placement for PCB Design	36 36
11 11.1 11.2 11.3 11.4	Product Handling Storage Conditions Electrostatic Discharge (ESD) Reflow Profile Ultrasonic Vibration	37 37 37 37 38
Dat	tasheet Versioning	39
Rel	ated Documentation and Resources	40
Rev	vision History	4

List of Tables

1	ESP32-SOLO-1 Series Comparison	3
2	Pin Definitions	8
3	Default Configuration of Strapping Pins	11
4	Description of Timing Parameters for the Strapping Pins	12
5	Chip Boot Mode Control	12
6	UOTXD Printing Control	14
7	Timing Control of SDIO Slave	14
8	Description of Timing Parameters for Power-up and Reset	15
9	ADC Characteristics	24
10	ADC Calibration Results	24
11	Capacitive-Sensing GPIOs Available on ESP32	25
12	Absolute Maximum Ratings	26
13	Recommended Operating Conditions	26
14	DC Characteristics (3.3 V, 25 °C)	26
15	Flash Specifications	27
16	Wi-Fi RF Characteristics	29
17	TX Power with Spectral Mask and EVM Meeting 802.11 Standards	29
18	TX EVM Test ¹	29
19	RX Sensitivity	30
20	Maximum RX Level	31
21	RX Adjacent Channel Rejection	31
22	Receiver Characteristics – Bluetooth LE	31
23	Transmitter Characteristics – Bluetooth LE	32

List of Figures

1	ESP32-SOLO-1 Pin Layout (Top View)	8
2	Visualization of Timing Parameters for the Strapping Pins	12
3	Chip Boot Flow	13
4	Visualization of Timing Parameters for Power-up and Reset	14
5	ESP32-SOLO-1 Schematics	33
6	ESP32-SOLO-1 Peripheral Schematics	34
7	Physical Dimensions of ESP32-SOLO-1	35
8	Recommended PCB Land Pattern of ESP32-SOLO-1	36
9	Reflow Profile	37

2 Pin Definitions

2.1 Pin Layout

The pin diagram below shows the approximate location of pins on the module. For the actual diagram drawn to scale, please refer to Figure 9 *Module Dimensions*.




Figure 1: ESP32-SOLO-1 Pin Layout (Top View)

2.2 Pin Description

The module has 38 pins. See pin definitions in Table 2 Pin Description.

For peripheral pin configurations, please refer to Section 4.2 Digital Peripherals.

Table 2: Pin Definitions

Name	No.	Type ¹	Function
GND	1	Р	Ground

Cont'd on next page

Table 2 – cont'd from previous page

Name	No.	Type ¹	Function	
3V3	2	P	Power supply	
EN	3	ı	Module-enable signal. Active high.	
SENSOR_VP	4	ı	GPI036, ADC1_CHO, RTC_GPI00	
SENSOR_VN	5	ı	GPI039, ADC1_CH3, RTC_GPI03	
1034	6	ı	GPI034, ADC1_CH6, RTC_GPI04	
1035	7	l	GPI035, ADC1 CH7, RTC GPI05	
	,		GPI032, XTAL_32K_P (32.768 kHz crystal oscillator input), ADC1_CH4,	
1032	8	1/0	TOUCH9, RTC_GPIO9	
			GPIO33, XTAL_32K_N (32.768 kHz crystal oscillator output),	
1033	9	1/0	ADC1_CH5, TOUCH8, RTC_GPIO8	
1025	10	1/0	GPIO25, DAC_1, ADC2_CH8, RTC_GPIO6, EMAC_RXDO	
1026	11	1/0	GPIO26, DAC_2, ADC2_CH9, RTC_GPIO7, EMAC_RXD1	
1027	12	1/0	GPIO27, ADC2 CH7, TOUCH7, RTC GPIO17, EMAC RX DV	
		., 0	GPI014, ADC2_CH6, TOUCH6, RTC_GPI016, MTMS, HSPICLK,	
IO14	13	1/0	HS2_CLK, SD_CLK, EMAC_TXD2	
			GPI012, ADC2_CH5, TOUCH5, RTC_GPI015, MTDI, HSPIQ, HS2_DATA2,	
IO12	14	1/0	SD_DATA2, EMAC_TXD3	
GND	15	Р	Ground	
	.0	<u>'</u>	GPI013, ADC2_CH4, TOUCH4, RTC_GPI014, MTCK, HSPID, HS2_DATA3,	
IO13	16	1/0	SD_DATA3, EMAC_RX_ER	
SHD/SD2 ²			GPIO9, SD_DATA2, SPIHD, HS1_DATA2, U1RXD	
SWP/SD3 ²	18	1/0	GPI010, SD_DATA3, SPIWP, HS1_DATA3, U1TXD	
SCS/CMD ²	19	1/0	GPI011, SD CMD, SPICSO, HS1 CMD, U1RTS	
SCK/CLK ²	20	1/0	GPIO6, SD_CLK, SPICLK, HS1_CLK, U1CTS	
SDO/SDO ²	21	1/0	GPIO7, SD_DATAO, SPIQ, HS1_DATAO, U2RTS	
SDI/SD1 ²	22	1/0	GPIO8, SD_DATA1, SPID, HS1_DATA1, U2CTS	
051, 051		., 0	GPI015, ADC2_CH3, TOUCH3, MTD0, HSPICSO, RTC_GPI013,	
IO15	23	1/0	HS2_CMD, SD_CMD, EMAC_RXD3	
			GPIO2, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATAO,	
102	24	1/0	SD_DATAO	
100	25	1/0	GPIOO, ADC2 CH1, TOUCH1, RTC GPIO11, CLK OUT1, EMAC TX CLK	
			GPIO4, ADC2_CHO, TOUCHO, RTC_GPIO10, HSPIHD, HS2_DATA1,	
104	26	1/0	SD_DATA1, EMAC_TX_ER	
		1/0	GPI016, HS1_DATA4, U2RXD, EMAC_CLK_OUT	
1017	28	1/0	GPI017, HS1 DATA5, U2TXD, EMAC CLK OUT 180	
105	29	1/0	GPIO5, VSPICSO, HS1_DATA6, EMAC_RX_CLK	
1018	30	1/0	GPI018, VSPICLK, HS1_DATA7	
		GPI019, VSPIQ, UOCTS, EMAC_TXD0		
NC	32		-	
1021	33	1/0	GPIO21, VSPIHD, EMAC_TX_EN	
RXDO	34	1/0	GPIO3, UORXD, CLK_OUT2	
TXDO	35	1/0	GPI01, U0TXD, CLK_OUT3, EMAC_RXD2	

Cont'd on next page

Table 2 - cont'd from previous page

Name	No.	Type ¹	Function
1022	36	1/0	GPIO22, VSPIWP, UORTS, EMAC_TXD1
1023	37	1/0	GPIO23, VSPID, HS1_STROBE
GND	38	Р	Ground

¹ P: power supply; I: input; O: output.

² Pins SCK/CLK, SDO/SDO, SDI/SD1, SHD/SD2, SWP/SD3 and SCS/CMD, namely, GPIO6 to GPIO11 on the ESP32-SOWD chip are connected to the SPI flash integrated on the module and are not recommended for other uses.

3 Boot Configurations

Note:

The content below is excerpted from <u>ESP32 Series Datasheet</u> > Section Boot Configurations. For the strapping pin mapping between the chip and modules, please refer to Chapter 7 Module Schematics.

The chip allows for configuring the following boot parameters through strapping pins and eFuse bits at power-up or a hardware reset, without microcontroller interaction.

Chip boot mode

- Strapping pin: GPIOO and GPIO2

• Internal LDO (VDD_SDIO) Voltage

- Strapping pin: MTDI

- eFuse bit: EFUSE_SDIO_FORCE and EFUSE_SDIO_TIEH

UOTXD printing

- Strapping pin: MTDO

• Timing of SDIO Slave

- Strapping pin: MTDO and GPIO5

JTAG signal source

- eFuse bit: EFUSE_DISABLE_JTAG

The default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to <u>ESP32 Technical Reference Manual</u> > Chapter eFuse Controller.

The default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.

Table 3: Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPI00	Pull-up	1
GPIO2	Pull-down	0
MTDI	Pull-down	0
MTDO	Pull-up	1
GPI05	Pull-up	1

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.

The timing of signals connected to the strapping pins should adhere to the setup time and hold time specifications in Table 4 and Figure 2.

Table 4: Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)
+	Setup time is the time reserved for the power rails to stabilize be-	0
$ t_{SU} $	fore the CHIP_PU pin is pulled high to activate the chip.	
	Hold time is the time reserved for the chip to read the strapping	
t_H	pin values after CHIP_PU is already high and before these pins	1
	start operating as regular IO pins.	




Figure 2: Visualization of Timing Parameters for the Strapping Pins

3.1 Chip Boot Mode Control

GPIOO and GPIO2 control the boot mode after the reset is released. See Table 5 *Chip Boot Mode Control*.

Table 5: Chip Boot Mode Control

Boot Mode	GPI00	GPI02
SPI Boot Mode	1	Any value
Joint Download Boot Mode ²	0	0

¹ **Bold** marks the default value and configuration.

- SDIO Download Boot
- UART Download Boot

In Joint Download Boot mode, the detailed boot flow of the chip is put below 3.

² Joint Download Boot mode supports the following download methods:




Figure 3: Chip Boot Flow

uart_download_dis controls boot mode behaviors:

It permanently disables Download Boot mode when uart_download_dis is set to 1 (valid only for ESP32 chip revisions v3.0 and higher).

3.2 Internal LDO (VDD_SDIO) Voltage Control

MTDI is used to select the VDD_SDIO power supply voltage at reset:

- MTDI = 0 (by default), VDD_SDIO pin is powered directly from VDD3P3_RTC. Typically this voltage is 3.3 V. For more information, see *ESP32 Series Datasheet* > Section *Power Scheme*.
- MTDI = 1, VDD_SDIO pin is powered from internal 1.8 V LDO.

This functionality can be overridden by setting EFUSE_SDIO_FORCE to 1, in which case the EFUSE_SDIO_TIEH determines the VDD_SDIO voltage:

- EFUSE_SDIO_TIEH = 0, VDD_SDIO connects to 1.8 V LDO.
- EFUSE_SPI_TIEH = 1, VDD_SDIO connects to VDD3P3_RTC.

UOTXD Printing Control 3.3

During booting, the strapping pin MTDO can be used to control the UOTXD Printing, as Table 6 shows.

Table 6: UOTXD Printing Control

UOTXD Printing Control	MTDO
Enabled ¹	1
Disabled	0

Bold marks the default value and configuration.

Timing Control of SDIO Slave 3.4

The strapping pin MTDO and GPIO5 can be used to control the timing of SDIO slave, see Table 7 Timing Control of SDIO Slave.

Table 7: Timing Control of SDIO Slave

Edge behavior	MTDO	GPI05
Falling edge sampling, falling edge output	0	0
Falling edge sampling, rising edge output	0	1
Rising edge sampling, falling edge output	1	0
Rising edge sampling, rising edge output	1	1

¹ **Bold** marks the default value and configuration.

JTAG Signal Source Control

If EFUSE_DISABLE_JTAG is set to 1, the source of JTAG signals can be disabled.

3.6 Chip Power-up and Reset

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_PU - the pin used for power-up and reset - is pulled high to activate the chip. For information on CHIP_PU as well as power-up and reset timing, see Figure 4 and Table 8.




Figure 4: Visualization of Timing Parameters for Power-up and Reset

Table 8: Description of Timing Parameters for Power-up and Reset

Parameter	Description	Min (µs)
t_{STBL}	Time reserved for the 3.3 V rails to stabilize before the CHIP_PU pin is pulled high to activate the chip	50
t_{RST}	Time reserved for CHIP_PU to stay below V_{IL_nRST} to reset the chip (see Table 14)	50

For details, please refer to <u>ESP32 Series Datasheet</u> > Section Chip Power-up and Reset.

4 Peripherals

4.1 Peripheral Overview

ESP32-SOWD chip integrates a rich set of peripherals including SPI, I2S, UART, I2C, pulse count controller, TWAI®, ADC, DAC, touch sensor, etc.

To learn more about on-chip components, please refer to <u>ESP32 Series Datasheet</u> > Section Functional Description.

Note:

- The content below is sourced from <u>ESP32 Series Datasheet</u> > Section Functional Description. Some information may not be applicable to ESP32-SOLO-1 as not all the IO signals are exposed on the module.
- To learn more about peripheral signals, please refer to <u>ESP32 Technical Reference Manual</u> > Section Peripheral Signal List.

4.2 Digital Peripherals

4.2.1 General Purpose Input / Output Interface (GPIO)

ESP32 has 34 GPIO pins which can be assigned various functions by programming the appropriate registers. There are several kinds of GPIOs: digital-only, analog-enabled, capacitive-touch-enabled, etc. Analog-enabled GPIOs and Capacitive-touch-enabled GPIOs can be configured as digital GPIOs.

Most of the digital GPIOs can be configured as internal pull-up or pull-down, or set to high impedance. When configured as an input, the input value can be read through the register. The input can also be set to edge-trigger or level-trigger to generate CPU interrupts. Most of the digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the SDIO, UART, SPI, etc. (More details can be found in ESP32 Series Datasheet > Appendix, Table IO_MUX.) For low-power operations, the GPIOs can be set to hold their states.

For details, see <u>ESP32 Series Datasheet</u> > Section Peripheral Pin Configurations, <u>ESP32 Series Datasheet</u> > Appendix A – ESP32 Pin Lists and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.2 Serial Peripheral Interface (SPI)

ESP32 integrates four SPI controllers which can be used to communicate with external devices that use the SPI protocol. Controller SPIO is used as a buffer for accessing external memory. Controller SPI1 can be used as a master. Controllers SPI2 and SPI3 can be configured as either a master or a slave.

SPI1, SPI2, and SPI3 use signal buses prefixed with SPI, HSPI, and VSPI, respectively.

Features of General Purpose SPI (GP-SPI)

- Programmable data transfer length, in multiples of 1 byte
- Four-line full-duplex/half-duplex communication and three-line half-duplex communication support

- Master mode and slave mode
- Programmable CPOL and CPHA
- Programmable clock

For details, see ESP32 Technical Reference Manual > Chapter SPI Controller.

Pin Assignment

For SPI, the pins are multiplexed with GPIO6 \sim GPIO11 via the IO MUX. For HSPI, the pins are multiplexed with GPIO2, GPIO12 \sim GPIO15 via the IO MUX. For VSPI, the pins are multiplexed with GPIO5, GPIO18 \sim GPIO19, GPIO21 \sim GPIO23 via the IO MUX.

For more information about the pin assignment, see <u>ESP32 Series Datasheet</u> > Section Peripheral Pin Configurations and <u>ESP32 Technical Reference Manual</u> > Chapter IO_MUX and GPIO Matrix.

4.2.3 Universal Asynchronous Receiver Transmitter (UART)

The UART in the ESP32 chip facilitates the transmission and reception of asynchronous serial data between the chip and external UART devices. It consists of two UARTs in the main system, and one low-power LP UART.

Feature List

- Programmable baud rate
- RAM shared by TX FIFOs and RX FIFOs
- Supports input baud rate self-check
- Support for various lengths of data bits and stop bits
- Parity bit support
- Asynchronous communication (RS232 and RS485) and IrDA support
- Supports DMA to communicate data in high speed
- Supports UART wake-up
- Supports both software and hardware flow control

For details, see ESP32 Technical Reference Manual > Chapter UART Controller.

Pin Assignment

The pins for UART can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see <u>ESP32 Series Datasheet</u> > Section Peripheral Pin Configurations and <u>ESP32 Technical Reference Manual</u> > Chapter IO_MUX and GPIO Matrix.

4.2.4 I2C Interface

ESP32 has two I2C bus interfaces which can serve as I2C master or slave, depending on the user's configuration.

Feature List

- Two I2C controllers: one in the main system and one in the low-power system
- Standard mode (100 Kbit/s)
- Fast mode (400 Kbit/s)
- Up to 5 MHz, yet constrained by SDA pull-up strength
- Support for 7-bit and 10-bit addressing, as well as dual address mode
- Supports continuous data transmission with disabled Serial Clock Line (SCL)
- Supports programmable digital noise filter

Users can program command registers to control I2C interfaces, so that they have more flexibility.

For details, see ESP32 Technical Reference Manual > Chapter I2C Controller.

Pin Assignment

For regular I2C, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.5 I2S Interface

The I2S Controller in the ESP32 chip provides a flexible communication interface for streaming digital data in multimedia applications, particularly digital audio applications.

Feature List

- Master mode and slave mode
- Full-duplex and half-duplex communications
- · A variety of audio standards supported
- Configurable high-precision output clock
- Supports PDM signal input and output
- Configurable data transmit and receive modes

For details, see ESP32 Technical Reference Manual > Chapter I2S Controller.

Pin Assignment

The pins for the I2S Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.6 Remote Control Peripheral

The Remote Control Peripheral (RMT) controls the transmission and reception of infrared remote control signals.

Feature List

- Eight channels for sending and receiving infrared remote control signals
- Independent transmission and reception capabilities for each channel
- Clock divider counter, state machine, and receiver for each RX channel
- Supports various infrared protocols

For details, see ESP32 Technical Reference Manual > Chapter Remote Control Peripheral.

Pin Assignment

The pins for the Remote Control Peripheral can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and <u>ESP32 Technical Reference Manual</u> > Chapter IO_MUX and GPIO Matrix.

4.2.7 Pulse Counter Controller (PCNT)

The pulse counter controller (PCNT) is designed to count input pulses by tracking rising and falling edges of the input pulse signal.

Feature List

- Eight independent pulse counter units
- Each pulse counter unit has a 16-bit signed counter register and two channels
- Counter modes: increment, decrement, or disable
- Glitch filtering for input pulse signals and control signals
- Selection between counting on rising or falling edges of the input pulse signal

For details, see ESP32 Technical Reference Manual > Chapter Pulse Count Controller.

Pin Assignment

The pins for the Pulse Count Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.8 LED PWM Controller

The LED PWM Controller (LEDC) is designed to generate PWM signals for LED control.

Feature List

- Sixteen independent PWM generators
- Maximum PWM duty cycle resolution of 20 bits
- Eight independent timers with 20-bit counters, configurable fractional clock dividers and counter overflow values

• PWM duty cycle dithering

• Adjustable phase of PWM signal output

- Automatic duty cycle fading

For details, see ESP32 Technical Reference Manual > Chapter LED PWM Controller.

Pin Assignment

The pins for the LED PWM Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.9 **Motor Control PWM**

The Pulse Width Modulation (PWM) controller can be used for driving digital motors and smart lights. The controller consists of PWM timers, the PWM operator and a dedicated capture sub-module. Each timer provides timing in synchronous or independent form, and each PWM operator generates a waveform for one PWM channel. The dedicated capture sub-module can accurately capture events with external timing.

Feature List

- Three PWM timers for precise timing and frequency control
 - Every PWM timer has a dedicated 8-bit clock prescaler
 - The 16-bit counter in the PWM timer can work in count-up mode, count-down mode, or count-up-down mode
 - A hardware sync can trigger a reload on the PWM timer with a phase register. It will also trigger the prescaler' restart, so that the timer's clock can also be synced, with selectable hardware synchronization source
- Three PWM operators for generating waveform pairs
 - Six PWM outputs to operate in several topologies
 - Configurable dead time on rising and falling edges; each set up independently
 - Modulating of PWM output by high-frequency carrier signals, useful when gate drivers are insulated with a transformer
- Fault Detection module
 - Programmable fault handling in both cycle-by-cycle mode and one-shot mode
 - A fault condition can force the PWM output to either high or low logic levels
- Capture module for hardware-based signal processing
 - Speed measurement of rotating machinery
 - Measurement of elapsed time between position sensor pulses
 - Period and duty cycle measurement of pulse train signals

- Decoding current or voltage amplitude derived from duty-cycle-encoded signals of current/voltage sensors
- Three individual capture channels, each of which with a 32-bit time-stamp register
- Selection of edge polarity and prescaling of input capture signals
- The capture timer can sync with a PWM timer or external signals

For details, see ESP32 Technical Reference Manual > Chapter Motor Control PWM.

Pin Assignment

The pins for the Motor Control PWM can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.10 SD/SDIO/MMC Host Controller

An SD/SDIO/MMC host controller is available on ESP32.

Feature List

- Supports two external cards
- Supports SD Memory Card standard: version 3.0 and version 3.01)
- Supports SDIO Version 3.0
- Supports Consumer Electronics Advanced Transport Architecture (CE-ATA Version 1.1)
- Supports Multimedia Cards (MMC version 4.41, eMMC version 4.5 and version 4.51)

The controller allows up to 80 MHz clock output in three different data-bus modes: 1-bit, 4-bit, and 8-bit modes. It supports two SD/SDIO/MMC4.41 cards in a 4-bit data-bus mode. It also supports one SD card operating at 1.8 V.

For details, see ESP32 Technical Reference Manual > Chapter SD/MMC Host Controller.

Pin Assignment

The pins for SD/SDIO/MMC Host Controller are multiplexed with GPIO2, GPIO4, GPIO6 ~ GPIO15 via IO MUX.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.11 SDIO/SPI Slave Controller

ESP32 integrates an SD device interface that conforms to the industry-standard SDIO Card Specification Version 2.0, and allows a host controller to access the SoC, using the SDIO bus interface and protocol. ESP32 acts as the slave on the SDIO bus. The host can access the SDIO-interface registers directly and can access shared memory via a DMA engine, thus maximizing performance without engaging the processor cores.

Feature List

The SDIO/SPI slave controller supports the following features:

- SPI, 1-bit SDIO, and 4-bit SDIO transfer modes over the full clock range from 0 to 50 MHz
- Configurable sampling and driving clock edge
- Special registers for direct access by host
- Interrupts to host for initiating data transfer
- Automatic loading of SDIO bus data and automatic discarding of padding data
- Block size of up to 512 bytes
- Interrupt vectors between the host and the slave, allowing both to interrupt each other
- Supports DMA for data transfer

For details, see ESP32 Technical Reference Manual > Chapter SDIO Slave Controller.

Pin Assignment

The pins for SDIO/SPI Slave Controller are multiplexed with GPIO2, GPIO4, GPIO6 ~ GPIO15 via IO MUX.

For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.12 TWAI® Controller

The Two-wire Automotive Interface (TWAI®) is a multi-master, multi-cast communication protocol designed for automotive applications. The TWAI controller facilitates the communication based on this protocol.

Feature List

- Compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- Standard frame format (11-bit ID) and extended frame format (29-bit ID)
- Bit rates:
 - From 25 Kbit/s to 1 Mbit/s in chip revision v0.0/v1.0/v1.1
 - From 12.5 Kbit/s to 1 Mbit/s in chip revision v3.0/v3.1
- Multiple modes of operation: Normal, Listen Only, and Self-Test
- 64-byte receive FIFO
- Special transmissions: single-shot transmissions and self reception
- Acceptance filter (single and dual filter modes)
- Error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

For details, see ESP32 Technical Reference Manual > Chapter Two-wire Automotive Interface (TWAI).

Pin Assignment

The pins for the Two-wire Automotive Interface can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see <u>ESP32 Series Datasheet</u> > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.2.13 Ethernet MAC Interface

An IEEE-802.3-2008-compliant Media Access Controller (MAC) is provided for Ethernet LAN communications. ESP32 requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to ESP32 through 17 signals of MII or nine signals of RMII.

Feature List

- 10 Mbps and 100 Mbps rates
- Dedicated DMA controller allowing high-speed transfer between the dedicated SRAM and Ethernet MAC
- Tagged MAC frame (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames)
- 32-bit CRC generation and removal
- Several address-filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 512 words (32-bit)
- Hardware PTP (Precision Time Protocol) in accordance with IEEE 1588 2008 (PTP V2)
- 25 MHz/50 MHz clock output

For details, see ESP32 Technical Reference Manual > Chapter Ethernet Media Access Controller (MAC).

Pin Assignment

For information about the pin assignment of Ethernet MAC Interface, see <u>ESP32 Series Datasheet</u> > Section Peripheral Pin Configurations and <u>ESP32 Technical Reference Manual</u> > Chapter IO_MUX and GPIO Matrix.

4.3 Analog Peripherals

4.3.1 Analog-to-Digital Converter (ADC)

ESP32 integrates two 12-bit SAR ADCs and supports measurements on 18 channels (analog-enabled pins). The ULP coprocessor in ESP32 is also designed to measure voltage, while operating in the sleep mode, which enables low-power consumption. The CPU can be woken up by a threshold setting and/or via other triggers.

Table 9 describes the ADC characteristics.

Table 9: ADC Characteristics

Parameter Description		Min	Max	Unit
DNL (Differential nonlinearity)	RTC controller; ADC connected to an		7	LSB
DIVE (Differential Floringleanty)	external 100 nF capacitor; DC signal input;		_ ′	LOD
INL (Integral nonlinearity)	ambient temperature at 25 °C;		12	LSB
inc (integral normineanty)	Wi-Fi&Bluetooth off	-12	ا	LOD
Sampling rato	RTC controller	_	200	ksps
Sampling rate	DIG controller	_	2	Msps

Notes:

- When atten = 3 and the measurement result is above 3000 (voltage at approx. 2450 mV), the ADC accuracy will be worse than described in the table above.
- To get better DNL results, users can take multiple sampling tests with a filter, or calculate the average value.
- The input voltage range of GPIO pins within VDD3P3_RTC domain should strictly follow the DC characteristics provided in Table 14. Otherwise, measurement errors may be introduced, and chip performance may be affected.

By default, there are ±6% differences in measured results between chips. ESP-IDF provides couple of calibration methods for ADC1. Results after calibration using eFuse Vref value are shown in Table 10. For higher accuracy, users may apply other calibration methods provided in ESP-IDF, or implement their own.

Table 10: ADC Calibration Results

Parameter	Description		Max	Unit
Total error	Atten = 0, effective measurement range of 100 \sim 950 mV	-23	23	mV
	Atten = 1, effective measurement range of 100 \sim 1250 mV	-30	30	mV
	Atten = 2, effective measurement range of 150 \sim 1750 mV	-40	40	mV
	Atten = 3, effective measurement range of 150 \sim 2450 mV	-60	60	mV

For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

Pin Assignment

With appropriate settings, the ADCs can be configured to measure voltage on 18 pins maximum. For detailed information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

Digital-to-Analog Converter (DAC) 4.3.2

Two 8-bit DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The design structure is composed of integrated resistor strings and a buffer. This dual DAC supports power supply as input voltage reference. The two DAC channels can also support independent conversions.

For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

Pin Assignment

The DAC can be configured by GPIO 25 and GPIO 26. For detailed information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.

4.3.3 Touch Sensor

ESP32 has 10 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the GPIOs with a finger or other objects. The low-noise nature of the design and the high sensitivity of the circuit allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points can be detected.

Pin Assignment

The 10 capacitive-sensing GPIOs are listed in Table 11.

Table 11: Capacitive-Sensing GPIOs Available on ESP32

Capacitive-Sensing Signal Name	Pin Name
ТО	GPIO4
T1	GPI00
T2	GPI02
T3	MTDO
T4	MTCK
T5	MTDI
T6	MTMS
Т7	GPIO27
T8	32K_XN
T9	32K_XP

For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

Note:

ESP32 Touch Sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Stresses beyond the absolute maximum ratings listed in Table 12 *Absolute Maximum Ratings* below may cause permanent damage to the device. These are stress ratings only, and do not refer to the functional operation of the device that should follow the Table 13 *Recommended Operating Conditions*.

SymbolParameterMinMaxUnitVDD33Power supply voltage-0.33.6V I_{output}^{1} Cumulative IO output current-1,100mA

Table 12: Absolute Maximum Ratings

Storage temperature

5.2 Recommended Operating Conditions

 T_{store}

Table 13: Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
VDD33	Power supply voltage	3.0	3.3	3.6	V
$ V_{VDD} $	Current delivered by external power supply	0.5	-	-	Α
Т	Operating ambient temperature	-40	-	85 or 105, depending on model	°C

5.3 DC Characteristics (3.3 V, 25 °C)

to the maximum)

Table 14: DC Characteristics (3.3 V, 25 °C)

Symbol	Parameter		Min	Тур	Max	Unit
C_{IN}	Pin capacitance		1	2	-	рF
V_{IH}	High-level input voltage		0.75×VDD ¹	-	VDD1+0.3	V
V_{IL}	Low-level input voltage		-0.3	-	0.25×VDD ¹	V
$ I_{IH} $	High-level input current		-	-	50	nA
$ I_{IL} $	Low-level input current		-	-	50	nA
V_{OH}	High-level output voltage		0.8×VDD ¹	-	-	V
V_{OL}	Low-level output voltage		-	-	0.1×VDD ¹	V
	High-level source current	VDD3P3_CPU power domain ^{1, 2}	-	40	-	mA
$ _{OH}$	$(VDD^1 = 3.3 \text{ V},$ $V_{OH} >= 2.64 \text{ V},$ output drive strength set	VDD3P3_RTC power domain ^{1, 2}	-	40	-	mA

°C

105

-40

^{1.} The module worked properly after a 24-hour test in ambient temperature at 25 °C, and the IOs in three domains (VDD3P3_RTC, VDD3P3_CPU, VDD_SDIO) output high logic level to ground. Please note that pins occupied by flash and/or PSRAM in the VDD_SDIO power domain were excluded from the test.

^{2.} Please see Appendix IO_MUX of ESP32 Datasheet for IO's power domain.

Symbol	Parameter		Min	Тур	Max	Unit
		VDD_SDIO power	_	20	_	mΛ
		domain 1, 3	-	20	-	mA
	Low-level sink current					
I_{OL}	I_{OL} (VDD ¹ = 3.3 V, V_{OL} = 0.495 V, output drive strength set to the maximum)		-	28	-	mA
R_{PU}	Resistance of internal pull-up resistor		-	45	-	kΩ
R_{PD}	Resistance of internal pull-down resistor		-	45	-	kΩ
V	Low-level input voltage of Ch	HIP_PU	_		0.6	\/
V_{IL_nRST}	to shut down the chip		_	_	0.0	v

Notes:

- 1. Please see Appendix IO_MUX of <u>ESP32 Datasheet</u> for IO's power domain. VDD is the I/O voltage for a particular power domain of pins.
- 2. For VDD3P3_CPU and VDD3P3_RTC power domain, per-pin current sourced in the same domain is gradually reduced from around 40 mA to around 29 mA, V_{OH} >=2.64 V, as the number of current-source pins increases.
- 3. Pins occupied by flash and/or PSRAM in the VDD SDIO power domain were excluded from the test.

5.4 Current Consumption Characteristics

Owing to the use of advanced power-management technologies, the module can switch between different power modes. For details on different power modes, please refer to Section *RTC and Low-Power Management* in *ESP32 Series Datasheet*.

5.5 Memory Specifications

The data below is sourced from the memory vendor datasheet. These values are guaranteed through design and/or characterization but are not fully tested in production. Devices are shipped with the memory erased.

Parameter Description Min Max Unit Typ Power supply voltage (1.8 V) 1.65 1.80 2.00 VCC Power supply voltage (3.3 V) 2.7 3.3 3.6 F_C Maximum clock frequency 80 MHz 100,000 Program/erase cycles cycles T_{RET} Data retention time 20 years T_{PP} 5 Page program time 0.8 ms Sector erase time (4 KB) 70 500 T_{SE} ms Block erase time (32 KB) 0.2 2 T_{BE1} S T_{BE2} 3 Block erase time (64 KB) 0.3 S 7 20 Chip erase time (16 Mb) S Chip erase time (32 Mb) 20 60 S Chip erase time (64 Mb) 25 T_{CE} 100 S Chip erase time (128 Mb) 60 200 S

Table 15: Flash Specifications

Cont'd on next page

Table 15 – cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	Chip erase time (256 Mb)	_	70	300	S

RF Characteristics

This section contains tables with RF characteristics of the Espressif product.

The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss.

Devices should operate in the center frequency range allocated by regional regulatory authorities. The target center frequency range and the target transmit power are configurable by software. See ESP RF Test Tool and Test Guide for instructions.

Unless otherwise stated, the RF tests are conducted with a 3.3 V (±5%) supply at 25 °C ambient temperature.

Wi-Fi Radio 6.1

Table 16: Wi-Fi RF Characteristics

Name	Description
Center frequency range of operating channel	2412 ~ 2484 MHz
Wi-Fi wireless standard	IEEE 802.11b/g/n

6.1.1 Wi-Fi RF Transmitter (TX) Characteristics

Table 17: TX Power with Spectral Mask and EVM Meeting 802.11 Standards

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	_	19.5	_
802.11b, 11 Mbps	_	19.5	_
802.11g, 6 Mbps	_	18.0	_
802.11g, 54 Mbps	_	14.0	_
802.11n, HT20, MCS0	_	18.0	_
802.11n, HT20, MCS7	_	13.0	_
802.11n, HT40, MCS0	_	18.0	_
802.11n, HT40, MCS7	_	13.0	_

Table 18: TX EVM Test¹

	Min	Тур	Limit
Rate	(dB)	(dB)	(dB)
802.11b, 1 Mbps, DSSS	_	-25.0	-10.0
802.11b, 11 Mbps, CCK	_	-25.0	-10.0
802.11g, 6 Mbps, OFDM	_	-24.0	-5.0
802.11g, 54 Mbps, OFDM	_	-28.0	-25.0
802.11n, HT20, MCS0	_	-24.0	-5.0
802.11n, HT20, MCS7	_	-30.0	-27.0

Cont'd on next page

Table 18 - cont'd from previous page

Rate	Min (dB)	Typ (dB)	Limit (dB)
802.11n, HT40, MCS0	_	-24.0	-5.0
802.11n, HT40, MCS7	_	-30.0	-27.0

¹ EVM is measured at the corresponding typical TX power provided in Table 17 Wi-Fi RF Transmitter (TX) Characteristics above.

6.1.2 Wi-Fi RF Receiver (RX) Characteristics

For RX tests, the PER (packet error rate) limit is 8% for 802.11b, and 10% for 802.11g/n.

Table 19: RX Sensitivity

Rate	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps, DSSS	_	-97.0	_
802.11b, 2 Mbps, DSSS	_	-94.0	_
802.11b, 5.5 Mbps, CCK	_	-91.0	_
802.11b, 11 Mbps, CCK	_	-88.0	_
802.11g, 6 Mbps, OFDM	_	-93.0	_
802.11g, 9 Mbps, OFDM	_	-91.0	_
802.11g, 12 Mbps, OFDM	_	-90.0	_
802.11g, 18 Mbps, OFDM	_	-87.0	_
802.11g, 24 Mbps, OFDM	_	-84.0	_
802.11g, 36 Mbps, OFDM	_	-81.0	_
802.11g, 48 Mbps, OFDM	_	-77.0	_
802.11g, 54 Mbps, OFDM	_	-75.0	_
802.11n, HT20, MCS0	_	-91.0	_
802.11n, HT20, MCS1	_	-88.0	_
802.11n, HT20, MCS2	_	-86.0	_
802.11n, HT20, MCS3	_	-83.0	_
802.11n, HT20, MCS4	_	-80.0	_
802.11n, HT20, MCS5	_	-75.0	_
802.11n, HT20, MCS6	_	-73.0	_
802.11n, HT20, MCS7	_	-72.0	_
802.11n, HT40, MCS0	_	-88.0	_
802.11n, HT40, MCS1	_	-85.0	_
802.11n, HT40, MCS2	_	-83.0	_
802.11n, HT40, MCS3	_	-80.0	_
802.11n, HT40, MCS4	_	-76.0	_
802.11n, HT40, MCS5	_	-72.0	_
802.11n, HT40, MCS6	_	-70.0	_
802.11n, HT40, MCS7	_	-69.0	_

Table 20: Maximum RX Level

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	_	5	_
802.11b, 11 Mbps	_	5	_
802.11g, 6 Mbps	_	0	_
802.11g, 54 Mbps	_	-8	_
802.11n, HT20, MCS0	_	0	_
802.11n, HT20, MCS7	_	-8	_
802.11n, HT40, MCS0	_	0	_
802.11n, HT40, MCS7	_	-8	_

Table 21: RX Adjacent Channel Rejection

Rate	Min (dB)	Typ (dB)	Max (dB)
802.11b, 1 Mbps, DSSS	_	35	
802.11b, 11 Mbps, CCK	_	35	
802.11g, 6 Mbps, OFDM	_	27	
802.11g, 54 Mbps, OFDM	_	13	
802.11n, HT20, MCS0	_	27	_
802.11n, HT20, MCS7	_	12	_
802.11n, HT40, MCS0	_	16	_
802.11n, HT40, MCS7	_	7	_

Bluetooth LE Radio 6.2

6.2.1 Receiver

Table 22: Receiver Characteristics - Bluetooth LE

Parameter	Condition	Min	Typical	Max	Unit
Sensitivity @30.8% PER	-	-	-97	-	dBm
Maximum received signal @30.8% PER	-	0	-	-	dBm
Co-channel C/I	-	-	+10	-	dB
	F = FO + 1 MHz	-	-5	-	dB
	F = FO – 1 MHz	-	-5	-	dB
Adjacent channel selectivity C/I	F = F0 + 2 MHz	-	-25	-	dB
Adjacent channel selectivity 6/1	F = F0 - 2 MHz	-	-35	-	dB
	F = F0 + 3 MHz	-	-25	ı	dB
	F = FO - 3 MHz	-	-45	-	dB
	30 MHz ~ 2000 MHz	-10	_	1	dBm
Out-of-band blocking performance	2000 MHz ~ 2400	-27	-	-	dBm
out or band blocking performance	MHz				

Parameter	Condition	Min	Typical	Max	Unit
	2500 MHz ~ 3000	-27	-	-	dBm
	MHz				
	3000 MHz ~ 12.5 GHz	-10	-	-	dBm
Intermodulation	-	-36	-	-	dBm


6.2.2 Transmitter

Table 23: Transmitter Characteristics - Bluetooth LE

Parameter	Condition	Min	Тур	Max	Unit
RF transmit power	-	-	0	-	dBm
Gain control step	-	-	3	-	dB
RF power control range	-	-12	_	+9	dBm
	$F = FO \pm 2 MHz$	-	-52	-	dBm
Adjacent channel transmit power	$F = FO \pm 3 MHz$	-	-58	-	dBm
	$F = F0 \pm > 3 MHz$	-	-60	-	dBm
$\Delta f1_{avg}$	-	-	_	265	kHz
$\Delta~f2_{ extsf{max}}$	-	247	_	-	kHz
$\Delta f 2_{\text{avg}}/\Delta f 1_{\text{avg}}$	-	-	0.92	-	-
ICFT	-	-	-10	-	kHz
Drift rate	-	-	0.7	-	kHz/50 μs
Drift	-	-	2	-	kHz

7 Module Schematics

This is the reference design of the module.



Module Schematics

Figure 5: ESP32-SOLO-1 Schematics

8 Peripheral Schematics

This is the typical application circuit of the module connected with peripheral components (for example, power supply, antenna, reset button, JTAG interface, and UART interface).




Figure 6: ESP32-SOLO-1 Peripheral Schematics

- Soldering Pad 39 to the ground of the base board is not a must. If you choose to solder it, please apply
 the correct amount of soldering paste. Too much soldering paste may increase the gap between the
 module and the baseboard. As a result, the adhesion between other pins and the baseboard may be
 poor.
- To ensure the power supply to the ESP32 chip during power-up, it is advised to add an RC delay circuit at the EN pin. The recommended setting for the RC delay circuit is usually R = 10 k Ω and C = 1 μ F. However, specific parameters should be adjusted based on the power-up timing of the module and the power-up and reset sequence timing of the chip. For ESP32's power-up and reset sequence timing diagram, please refer to Section 3.6 *Chip Power-up and Reset*.
- UARTO is used to download firmware and log output. When using the AT firmware, note that the UART
 GPIO is already configured. It is recommended to use the default configuration. Please refer to
 ESP-AT User Guide for ESP32 > Section Hardware Connection.

Module Dimensions




Figure 7: Physical Dimensions of ESP32-SOLO-1

Note:

For information about tape, reel, and product marking, please refer to *ESP32 Module Packaging Information*.

10 PCB Layout Recommendations

10.1 PCB Land Pattern

This section provides the following resources for your reference:

- Figures for recommended PCB land patterns with all the dimensions needed for PCB design. See Figure 8 Recommended PCB Land Pattern of ESP32-SOLO-1.
- Source files of recommended PCB land patterns to measure dimensions not covered in Figure 8. You can view the source files for ESP32-SOLO-1 with Autodesk Viewer.




Figure 8: Recommended PCB Land Pattern of ESP32-SOLO-1

10.2 Module Placement for PCB Design

If module-on-board design is adopted, attention should be paid while positioning the module on the base board. The interference of the base board on the module's antenna performance should be minimized.

For details about module placement for PCB design, please refer to <u>ESP32 Hardware Design Guidelines</u> > Section General Principles of PCB Layout for Modules.

11 Product Handling

11.1 Storage Conditions

The products sealed in moisture barrier bags (MBB) should be stored in a non-condensing atmospheric environment of < 40 °C and 90%RH. The module is rated at the moisture sensitivity level (MSL) of 3.

After unpacking, the module must be soldered within 168 hours with the factory conditions 25 ± 5 °C and 60 %RH. If the above conditions are not met, the module needs to be baked.

11.2 Electrostatic Discharge (ESD)

Human body model (HBM): ±2000 V
Charged-device model (CDM): ±500 V

11.3 Reflow Profile

Solder the module in a single reflow.




Figure 9: Reflow Profile

Ultrasonic Vibration 11.4

Avoid exposing Espressif modules to vibration from ultrasonic equipment, such as ultrasonic welders or ultrasonic cleaners. This vibration may induce resonance in the in-module crystal and lead to its malfunction or even failure. As a consequence, the module may stop working or its performance may deteriorate.

Datasheet Versioning

Datasheet Version	Status	Watermark	Definition
v0.1 ~ v0.5 (excluding v0.5)	Draft	Confidential	This datasheet is under development for products in the design stage. Specifications may change without prior notice.
v0.5 ~ v1.0 (excluding v1.0)	Preliminary release	Preliminary	This datasheet is actively updated for products in the verification stage. Specifications may change before mass production, and the changes will be documentation in the datasheet's Revision History.
v1.0 and higher	Official release	_	This datasheet is publicly released for products in mass production. Specifications are finalized, and major changes will be communicated via Product Change Notifications (PCN) .
Any version	_	Not Recommended for New Design (NRND) ¹	This datasheet is updated less frequently for products not recommended for new designs.
Any version	_	End of Life (EOL) ²	This datasheet is no longer mained for products that have reached end of life.

¹ Watermark will be added to the datasheet title page only when all the product variants covered by this datasheet are not recommended for new designs.

² Watermark will be added to the datasheet title page only when all the product variants covered by this datasheet have reached end of life.

Related Documentation and Resources

Related Documentation

- ESP32 Series Datasheet Specifications of the ESP32 hardware.
- ESP32 Technical Reference Manual Detailed information on how to use the ESP32 memory and peripherals.
- ESP32 Hardware Design Guidelines Guidelines on how to integrate the ESP32 into your hardware product.
- ESP32 ECO and Workarounds for Bugs Correction of ESP32 design errors.
- ESP32 Series SoC Errata Descriptions of known errors in ESP32 series of SoCs.
- Certificates

https://espressif.com/en/support/documents/certificates

• ESP32 Product/Process Change Notifications (PCN)

https://espressif.com/en/support/documents/pcns

• ESP32 Advisories - Information on security, bugs, compatibility, component reliability.

https://espressif.com/en/support/documents/advisories

 Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

Developer Zone

- ESP-IDF Programming Guide for ESP32 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.

https://github.com/espressif

• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

https://esp32.com/

• ESP-FAQ - A summary document of frequently asked questions released by Espressif.

https://espressif.com/projects/esp-faq/en/latest/index.html

• The ESP Journal - Best Practices, Articles, and Notes from Espressif folks.

https://blog.espressif.com/

• See the tabs SDKs and Demos, Apps, Tools, AT Firmware.

https://espressif.com/en/support/download/sdks-demos

Products

• ESP32 Series SoCs - Browse through all ESP32 SoCs.

https://espressif.com/en/products/socs?id=ESP32

• ESP32 Series Modules - Browse through all ESP32-based modules.

https://espressif.com/en/products/modules?id=ESP32

• ESP32 Series DevKits - Browse through all ESP32-based devkits.

https://espressif.com/en/products/devkits?id=ESP32

• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

Contact Us

• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

Not Recommended For New Designs (NRND)

Revision History

Date	Version	Release notes
2025-08-04	v2.3	 Improved the wording and structure of following sections: 1: Module Overview: Updated Table "ESP32-SOLO-1 Specifications" to Section 1.1: Features and added Section 1.2: Series Comparison Updated Section "Strapping Pins" and renamed to Boot Configurations Added Section 4: Peripherals Added Section 5.5: Memory Specifications Added Section 6: RF Characteristics Added a note about UART in Section 8: Peripheral Schematics Added Section Datasheet Versioning
2025-04-11	v2.2	 Added notes about erase cycles and retention time for flash in Table 1 Series Comparison Updated note 1 in Chapter 8 Peripheral Schematics
2023-02-10	v2.1	Major updates: Removed contents about hall sensor according to PCN20221202 Other updates: Added source files of PCB land patterns and 3D models of the modules (if available) in Section 10.1: PCB Land Pattern
2022-07-07	v2.0	 Added Section 11: Product Handling Added Figure 2: Visualization of Timing Parameters for the Strapping Pins and Table 4: Description of Timing Parameters for the Strapping Pins in Section "Strapping Pins" that was renamed to 3: Boot Configurations Added a label of (Not Recommended For New Designs) to this document
2022-03-04	V1.9	 Updated Table 1 Added a link to RF certificates in Section 1.1 Updated Table 12 Added a note below Figure 7 Added Section "Related Documentation and Resources" Replaced Espressif Product Ordering Information with ESP Product Selector

Date	Version	Release notes
2021-02-04	V1.8	 Updated Figure 7: Physical Dimensions of ESP32-SOLO-1 and Figure 8: Recommended PCB Land Pattern of ESP32-SOLO-1 Modified the note below Figure 9: Reflow Profile Updated the trade mark from TWAI™ to TWAI®
2020-11-27	V1.7	 Added TWAITM in Section 1.1 Updated Figure 9 and added a note under it Added notes about schematics and peripheral schematics Fixed some typos Updated the C value in RC delay circuit from 0.1 μF to 1 μF Provided feedback link
2019.09	V1.6	 Changed the supply voltage range from 2.7 V ~ 3.6 V to 3.0 V ~ 3.6 V Updated Section 8: Peripheral Schematics and added a note about RC delay circuit under it Updated Figure 10.1: PCB Land Pattern
2019.07	V1.5	 Added a new variant with high temperature range (-40 °C ~ +105 °C) in Section 1: Series Comparison Added Moisture sensitivity level (MSL) 3 in Table "ESP32-SOLO-1 Specifications" that was restructured in Section 1.1) Added notes about "Operating frequency range" and "TX power" under Table "Wi-Fi Radio Characteristics" that was restructured in several tables in Section 6: RF Characteristics
2019.01	V1.4	 Changed the RF power control range in Table 23 from -12 ~ +12 to -12 ~ +9 dBm
2018.09	V1.3	 Updated the descriptions of pins IO16 and IO17 in Table 2: Pin Description Added "Cumulative IO output current" entry to Table 12: Absolute Maximum Ratings Added more parameters to Table 14: DC Characteristics (3.3 V, 25 °C)
2018.09	V1.2	 Updated the hole diameter in the shield from 1.00 mm to 0.50 mm, in Figure 7 Added RoHS certification

Date	Version	Release notes
2018.08	V1.1	 Added certifications and reliability test items the module has passed, and removed software-specific information in Table ESP32-SOLO-1 Specifications (later restructured into Section 1.1: Features) Updated Section "RTC and Low-Power Management" that was renamed as 5.4: Current Consumption Characteristics Changed the modules' dimensions from (18±0.2) mm x (25.5±0.2) mm x (3.1±0.15) mm to (18.00±0.10) mm x (25.50±0.10) mm x (3.10±0.10) mm Updated Table "Wi-Fi Radio Characteristics" that was restructured in several tables in 6: RF Characteristics Updated Figure 9: Physical Dimensions
2018.06	V1.0	First release



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2025 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.

www.espressif.com