Table 12. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition							
Pin r	name		e specified in brackets below the pin name, the pin function reset is the same as the actual pin name							
		S	Supply pin							
Pin	type	I	Input only pin							
		I/O	Input / output pin							
		FT	5 V tolerant I/O							
		FTf	5 V tolerant I/O, FM+ capable							
I/O etr	ucture	TTa	3.3 V tolerant I/O directly connected to ADC							
1/0 811	ucture	TC	Standard 3.3V I/O							
		В	Dedicated BOOT0 pin							
		RST	Bidirectional reset pin with embedded weak pull-up resistor							
No	tes	Unless otherwis	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset							
B:	Alternate functions	Fu	Functions selected through GPIOx_AFR registers							
Pin functions	Additional functions	Functions	directly selected/enabled through peripheral registers							

Table 13. STM32F303xB/STM32F303xC pin definitions

	Pin nı	ımber						Pin fu	nctions	
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
D6	1	-	-	PE2	I/O	FT	(1)	TRACECK, TIM3_CH1, TSC_G7_IO1, EVENTOUT	-	
D7	2	-	-	PE3	I/O	FT	(1)	TRACED0, TIM3_CH2, TSC_G7_IO2, EVENTOUT	-	
C8	3	ı	ı	PE4	I/O	FT	(1)	TRACED1, TIM3_CH3, TSC_G7_IO3, EVENTOUT	-	
В9	4	-	-	PE5	I/O	FT	(1)	TRACED2, TIM3_CH4, TSC_G7_IO4, EVENTOUT	-	
E7	5	-	-	PE6	I/O	FT	(1)	TRACED3, EVENTOUT WKUP3, RTC_TAMP3		
D8	6	1	1	V_{BAT}	S	-	-	De alum a surra surra lu		



Table 13. STM32F303xB/STM32F303xC pin definitions (continued)

	Pin nu	umber						Pin fu	nctions			
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions			
С9	7	2	2	PC13 ⁽²⁾	I/O	TC	-	TIM1_CH1N	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT			
C10	8	3	3	PC14 ⁽²⁾ OSC32_IN (PC14)	I/O	TC	-	-	OSC32_IN			
D9	9	4	4	PC15 ⁽²⁾ OSC32_ OUT (PC15)	I/O	тс	-	-	OSC32_OUT			
D10	10	-	-	PF9	I/O	FT	(1)	TIM15_CH1, SPI2_SCK, EVENTOUT	-			
E10	11	-	-	PF10	I/O	FT	(1)	TIM15_CH2, SPI2_SCK, EVENTOUT	-			
F10	12	5	5	PF0- OSC_IN (PF0)	I/O	FTf	-	TIM1_CH3N, I2C2_SDA,	OSC_IN			
F9	13	6	6	PF1- OSC_OUT (PF1)	I/O	FTf	1	12C2_SCL	OSC_OUT			
E9	14	7	7	NRST	I/O	RS T		Device reset input / intern	al reset output (active low)			
G10	15	8	-	PC0	I/O	TTa	(1)	EVENTOUT	ADC12_IN6, COMP7_INM			
G9	16	9	ı	PC1	I/O	TTa	(1)	EVENTOUT	ADC12_IN7, COMP7_INP			
G8	17	10	-	PC2	I/O	TTa	(1)	COMP7_OUT, EVENTOUT	ADC12_IN8			
H10	18	11	-	PC3	I/O	TTa		TIM1_BKIN2, EVENTOUT	ADC12_IN9			
E8	19	-	-	PF2	I/O	TTa	(1)	EVENTOUT	ADC12_IN10			
H8	20	12	8	VSSA/ VREF-	S	-	-	Analog ground/Negative reference voltage				
J8	21	-	-	VREF+ ⁽³⁾	S	-	-	- Positive reference voltage				
J10	22	-	-	VDDA	S	-	-	- Analog power supply				
-	ı	13	9	VDDA/ VREF+	S	-	-	- Analog power supply/Positive reference voltage				
H9	23	14	10	PA0	I/O	TTa	(4)	USART2_CTS, TIM2_CH1_ETR,TIM8_BKIN, TIM8_ETR,TSC_G1_IO1, COMP1_OUT, EVENTOUT ADC1_IN1, COMP1_INM, RTC_TAMP2, WKUP1, COMP7_INP				

36/148 DocID023353 Rev 13

Table 13. STM32F303xB/STM32F303xC pin definitions (continued)

	Pin nu	umber		10. 0111102				Pin fu	nctions				
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions				
J9	24	15	11	PA1	I/O	TTa	(4)	USART2_RTS_DE, TIM2_CH2, TSC_G1_IO2, TIM15_CH1N, RTC_REFIN, EVENTOUT	ADC1_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP				
F7	25	16	12	PA2	I/O	ТТа	(4) (5)	USART2_TX, TIM2_CH3, TIM15_CH1, TSC_G1_IO3, COMP2_OUT, EVENTOUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT				
G7	26	17	13	PA3	I/O	ТТа	(4)	USART2_RX, TIM2_CH4, TIM15_CH2, TSC_G1_IO4, EVENTOUT	ADC1_IN4, OPAMP1_VINP, COMP2_INP, OPAMP1_VINM				
-	27	18	-	PF4	I/O	ТТа	(1) (4)	COMP1_OUT, EVENTOUT	ADC1_IN5				
K9, K10	-	-	-	VSS	S	-	i	Digital	ground				
K8	28	19	-	VDD	S	-	•	Digital po	wer supply				
J7	29	20	14	PA4	I/O	ТТа	(4) (5)	01 10_1100,1200_1100,	ADC2_IN1, DAC1_OUT1, OPAMP4_VINP, COMP1_INM, COMP2_INM, COMP3_INM, COMP4_INM, COMP5_INM, COMP6_INM, COMP7_INM				
H7	30	21	15	PA5	I/O	ТТа	(4) (5)	SPI1_SCK, TIM2_CH1_ETR, TSC_G2_IO2, EVENTOUT	ADC2_IN2, DAC1_OUT2 OPAMP1_VINP, OPAMP2_VINM, OPAMP3_VINP COMP1_INM, COMP2_INM, COMP3_INM, COMP4_INM, COMP5_INM, COMP6_INM, COMP7_INM				
H6	31	22	16	PA6	I/O	TTa	(4) (5)	SPI1_MISO, TIM3_CH1, TIM8_BKIN, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT	ADC2_IN3, OPAMP2_VOUT				
K7	32	23	17	PA7	I/O	TTa	(4)	SPI1_MOSI, TIM3_CH2, TIM17_CH1, TIM1_CH1N, TIM8_CH1N, TSC_G2_IO4, COMP2_OUT, EVENTOUT ADC2_IN4, COMP2_INP, OPAMP2_VINP, OPAMP1_VINP					
G6	33	24	-	PC4	I/O	тта	(1) (4)	(1)					



Table 13. STM32F303xB/STM32F303xC pin definitions (continued)

	Pin nu	umber						Pin fu	nctions			
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions			
F6	34	25	-	PC5	I/O	ТТа	(1)	USART1_RX, TSC_G3_IO1, EVENTOUT	ADC2_IN11, OPAMP2_VINM, OPAMP1_VINM			
J6	35	26	18	PB0	I/O	ТТа	-	TIM3_CH3, TIM1_CH2N, TIM8_CH2N,TSC_G3_IO2, EVENTOUT	ADC3_IN12, COMP4_INP, OPAMP3_VINP, OPAMP2_VINP			
K6	36	27	19	PB1	I/O	TTa	(4) (5)	TIM3_CH4, TIM1_CH3N, TIM8_CH3N, COMP4_OUT, TSC_G3_IO3, EVENTOUT ADC3_IN1, OPAMP3_VOU				
K5	37	28	20	PB2	I/O	ТТа	-	TSC_G3_IO4, EVENTOUT ADC2_IN12, COMP4_IN OPAMP3_VINM				
F8	38	-	-	PE7	I/O	TTa	(1)	TIM1_ETR, EVENTOUT	ADC3_IN13, COMP4_INP			
E6	39	-	-	PE8	I/O	TTa	(1)	TIM1_CH1N, EVENTOUT	COMP4_INM, ADC34_IN6			
-	40	-	-	PE9	I/O	TTa	(4) (1)	TIM1_CH1, EVENTOUT	ADC3_IN2			
-	41	-	-	PE10	I/O	TTa	(1)	TIM1_CH2N, EVENTOUT	ADC3_IN14			
H5	42	-	-	PE11	I/O	TTa	(1)	TIM1_CH2, EVENTOUT	ADC3_IN15			
G5	43	-	-	PE12	I/O	TTa	(1)	TIM1_CH3N, EVENTOUT	ADC3_IN16			
-	44	-	-	PE13	I/O	TTa	(1)	TIM1_CH3, EVENTOUT	ADC3_IN3			
-	45	-	-	PE14	I/O	ТТа	(4) (1)	TIM1_CH4, TIM1_BKIN2, EVENTOUT	ADC4_IN1			
-	46	-	-	PE15	I/O	ТТа	(4) (1)	USART3_RX, TIM1_BKIN, EVENTOUT	ADC4_IN2			
K4	47	29	21	PB10	I/O	ТТа	-	USART3_TX, TIM2_CH3, TSC_SYNC, EVENTOUT COMP5_INM, OPAMP4_VINM, OPAMP3_VINM				
K3	48	30	22	PB11	I/O	TTa	-	USART3_RX, TIM2_CH4, TSC_G6_IO1, EVENTOUT COMP6_INP, OPAMP4_VI				
K1, J1, K2	49	31	23	VSS	S	-	-	Digital ground				
J5	50	32	24	VDD	S	-	- Digital power supply					
J4	51	33	25	PB12	I/O	ТТа	(4) (5)	SPI2_NSS,I2S2_WS,I2C2_S MBA, USART3_CK, ADC4_IN3, COMP3_INM,				

38/148 DocID023353 Rev 13

Table 13. STM32F303xB/STM32F303xC pin definitions (continued)

	Pin nu	ımber						Pin fu	nctions		
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
J3	52	34	26	PB13	I/O	ТТа	(4)	SPI2_SCK,I2S2_CK,USART3 _CTS, TIM1_CH1N, TSC_G6_IO3, EVENTOUT	ADC3_IN5, COMP5_INP, OPAMP4_VINP, OPAMP3_VINP		
J2	53	35	27	PB14	I/O	ТТа	(4)	SPI2_MISO,I2S2ext_SD, USART3_RTS_DE, TIM1_CH2N, TIM15_CH1, TSC G6 IO4, EVENTOUT COMP3_INP, ADC4_IN4 OPAMP2_VINP			
H4	54	36	28	PB15	I/O	TTa	(4)	PI2_MOSI, I2S2_SD, IM1_CH3N, RTC_REFIN, IM15_CH1N, TIM15_CH2, EVENTOUT ADC4_IN5, COMP6_INM			
-	55	-	-	PD8	I/O	TTa	(1)	USART3_TX, EVENTOUT	ADC4_IN12, OPAMP4_VINM		
G4	56	-	-	PD9	I/O	TTa	(1)	USART3_RX, EVENTOUT	ADC4_IN13		
Н3	57	-	-	PD10	I/O	ТТа	(1)	USART3_CK, EVENTOUT	ADC34_IN7, COMP6_INM		
H2	58	-	-	PD11	I/O	ТТа	(1)	USART3_CTS, EVENTOUT	ADC34_IN8, COMP6_INP, OPAMP4_VINP		
H1	59	1	-	PD12	I/O	ТТа	(1)	USART3_RTS_DE, TIM4_CH1, TSC_G8_IO1, EVENTOUT	ADC34_IN9, COMP5_INP		
G3	60	1	-	PD13	I/O	ТТа	(1)	TIM4_CH2, TSC_G8_IO2, EVENTOUT	ADC34_IN10, COMP5_INM		
G2	61	1	-	PD14	I/O	ТТа	(1)	TIM4_CH3, TSC_G8_IO3, EVENTOUT	COMP3_INP, ADC34_IN11, OPAMP2_VINP		
G1	62		-	PD15	I/O	TTa	(1)	SPI2_NSS, TIM4_CH4, TSC_G8_IO4, EVENTOUT	COMP3_INM		
F4	63	37	-	PC6	I/O	FT	(1)	I2S2_MCK, COMP6_OUT, TIM8_CH1, TIM3_CH1, EVENTOUT	-		
F2	64	38	-	PC7	I/O	FT	(1)	11) I2S3_MCK, TIM8_CH2, TIM3_CH2, COMP5_OUT, EVENTOUT -			
F1	65	39	-	PC8	I/O	FT	(1) TIM8_CH3, TIM3_CH3, COMP3_OUT, EVENTOUT				
F3	66	40	-	PC9	I/O	FT	(1)	TIM8_CH4,			



Table 13. STM32F303xB/STM32F303xC pin definitions (continued)

	Pin nu	ımber						Pin fur	nctions			
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions			
F5	67	41	29	PA8	I/O	FT	-	I2C2_SMBA,I2S2_MCK, USART1_CK, TIM1_CH1, TIM4_ETR, MCO, COMP3_OUT, EVENTOUT	-			
E5	68	42	30	PA9	I/O	FTf	-	I2C2_SCL,I2S3_MCK, USART1_TX, TIM1_CH2, TIM2_CH3, TIM15_BKIN, TSC_G4_IO1, COMP5_OUT, EVENTOUT				
E1	69	43	31	PA10	I/O	FTf	_	I2C2_SDA, USART1_RX, TIM1_CH3, TIM2_CH4, TIM8_BKIN, TIM17_BKIN, TSC_G4_IO2, COMP6_OUT, EVENTOUT	-			
E2	70	44	32	PA11	I/O	FT	_	USART1_CTS, USB_DM, CAN_RX, TIM1_CH1N, TIM1_CH4, TIM1_BKIN2, TIM4_CH1, COMP1_OUT, EVENTOUT	-			
D1	71	45	33	PA12	I/O	FT	_	USART1_RTS_DE, USB_DP, CAN_TX, TIM1_CH2N, TIM1_ETR, TIM4_CH2, TIM16_CH1, COMP2_OUT, EVENTOUT	-			
E3	72	46	34	PA13	I/O	FT	-	USART3_CTS, TIM4_CH3, TIM16_CH1N, TSC_G4_IO3, IR_OUT, SWDIO-JTMS, EVENTOUT	-			
C1	73	-	-	PF6	I/O	FTf	(1)	I2C2_SCL, USART3_RTS_DE, TIM4_CH4, EVENTOUT	-			
A1, A2, B1	74	47	35	VSS	S	-	-	Ground				
D2	75	48	36	VDD	S	-	-	- Digital power supply				
C2	76	49	37	PA14	I/O	FTf	-	I2C1_SDA, USART2_TX, TIM8_CH2,TIM1_BKIN, TSC_G4_IO4,SWCLK-JTCK, EVENTOUT				



Table 13. STM32F303xB/STM32F303xC pin definitions (continued)

	Pin nı	umber	,					Pin fur	nctions		
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
B2	77	50	38	PA15	I/O	FTf	-	I2C1_SCL, SPI1_NSS, SPI3_NSS, I2S3_WS, JTDI, USART2_RX, TIM1_BKIN, TIM2_CH1_ETR, TIM8_CH1, EVENTOUT	-		
E4	78	51	-	PC10	I/O	FT	(1)	SPI3_SCK, I2S3_CK, USART3_TX, UART4_TX, TIM8_CH1N, EVENTOUT	-		
D3	79	52	-	PC11	I/O	FT	(1)	SPI3_MISO, I2S3ext_SD, USART3_RX, UART4_RX, TIM8_CH2N, EVENTOUT	-		
A3	80	53	-	PC12	I/O	FT	(1)	SPI3_MOSI, I2S3_SD, USART3_CK, UART5_TX, TIM8_CH3N, EVENTOUT	-		
В3	81	-	-	PD0	I/O	FT	(1)	CAN_RX, EVENTOUT	-		
С3	82	-	-	PD1	I/O	FT	(1)	CAN_TX, TIM8_CH4, TIM8_BKIN2,EVENTOUT	-		
A4	83	54	-	PD2	I/O	FT	(1)	UART5_RX, TIM3_ETR, TIM8_BKIN, EVENTOUT	-		
B4	84	-	-	PD3	I/O	FT	(1)	USART2_CTS, TIM2_CH1_ETR, EVENTOUT	-		
C4	85	-	-	PD4	I/O	FT	(1)	USART2_RTS_DE, TIM2_CH2, EVENTOUT	-		
-	86	-	-	PD5	I/O	FT	(1)	USART2_TX, EVENTOUT	-		
-	87	-	-	PD6	I/O	FT	(1)	USART2_RX, TIM2_CH4, EVENTOUT	-		
D4	88	-	-	PD7	I/O	FT	(1)	USART2_CK, TIM2_CH3, EVENTOUT	-		
A5	89	55	39	PB3	I/O	FT	-	SPI3_SCK, I2S3_CK, SPI1_SCK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, TIM8_CH1N, TSC_G5_IO1, JTDO- TRACESWO, EVENTOUT	-		



42/148

Table 13. STM32F303xB/STM32F303xC pin definitions (continued)

	Pin nu	ımber						Pin fur	nctions			
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions			
B5	90	56	40	PB4	I/O	FT	-	SPI3_MISO, I2S3ext_SD, SPI1_MISO, USART2_RX, TIM3_CH1, TIM16_CH1, TIM17_BKIN, TIM8_CH2N, TSC_G5_IO2, NJTRST, EVENTOUT	-			
A6	91	57	41	PB5	I/O	FT	-	SPI3_MOSI, SPI1_MOSI, I2S3_SD, I2C1_SMBA, USART2_CK, TIM16_BKIN, TIM3_CH2, TIM8_CH3N, TIM17_CH1, EVENTOUT	-			
В6	92	58	42	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N, TIM4_CH1, TIM8_CH1,TSC_G5_IO3, TIM8_ETR, TIM8_BKIN2, EVENTOUT	-			
C5	93	59	43	PB7	I/O	FTf	-	I2C1_SDA, USART1_RX, TIM3_CH4, TIM4_CH2, TIM17_CH1N, TIM8_BKIN, TSC_G5_IO4, EVENTOUT	-			
A7	94	60	44	воото	I	В	-	Boot memo	ory selection			
D5	95	61	45	PB8	I/O	FTf	-	I2C1_SCL, CAN_RX, TIM16_CH1, TIM4_CH3, TIM8_CH2, TIM1_BKIN, TSC_SYNC, COMP1_OUT, EVENTOUT	-			
C6	96	62	46	PB9	I/O	FTf	-	I2C1_SDA, CAN_TX, TIM17_CH1, TIM4_CH4, TIM8_CH3, IR_OUT, COMP2_OUT, EVENTOUT	-			
В7	97	1	1	PE0	I/O	FT	(1)	USART1_TX, TIM4_ETR, TIM16_CH1, EVENTOUT	-			
A8	98	-	-	PE1	I/O	FT	(1)	LICARTA DV TIMAZ OLIA				
C7	99	63	47	VSS	S	-	-					
A9, A10, B10, B8	100	64	48	VDD	S	-	1	Di italian and				

- Function availability depends on the chosen device.
 When using the small packages (48 and 64 pin packages), the GPIO pins which are not present on these packages, must not be configured in analog mode.
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF
 These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to the Battery backup domain and BKP register description sections in the RM0316 reference manual.

- The VREF+ functionality is available only on the 100 pin package. On the 64-pin and 48-pin packages, the VREF+ is internally connected to VDDA.
- 5. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use them as sampling capacitor I/O.



Table 14. Alternate functions for port A

TSC AF3 AF4 AF5 AF6 AF7 AF8 AF10 AF11 AF12 AF14 AF15	AF11 AF12 AF14
TSC_ TIME	AF11 AF12
TSC	AF11
TSC_ SNR TIME T	
TSC	
AF2 AF3 AF4 AF5 AF6 AF7 AF8	AF10
AF2 AF3 AF4 TSC G1_IO1	AF9
AF2 AF3 AF4 TSC G1_IO1	ΑFα
AF2 AF3 AF4 TSC G1_IO1	AF.
AF2 AF3 AF4 TSC G1_IO1	AF6
AF2 AF3 AF3 AF3 TSC_ G1_102 TSC_ G1_104 TSC_ G1_104 TSC_ G2_107 TIM3_ TSC_ CH2_ G2_104	AF5
AF2	AF4
	AF3
	AFZ
AF1 TIM2 CH2 CH3 CH3 CH4 CH1 CH4 CH1 CH1 CH1 CH1 CH1	AF1
AF0 - REFIN	FO
Port Name Pin Name PA0 PA2 PA3 PA4 PA5 PA6 PA7 PA8 PA9 PA9 PA9 PA9 PA9 PA9 PA9	4

					ap	e 14. A	Table 14. Atternate functions for port A (continued)	ctions for p	on A (co	ntinuea)					
Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF12 AF14 AF15	AF15
PA12	ı	TIM16_ CH1	1	1		ı	TIM1_CH2N	USART1_ COMP2 RTS_DE _OUT	COMP2 _OUT	CAN_TX CH2	TIM4_ CH2_	TIM1_ETR	1	USB_ DP	EVENT
PA13	SWDIO-JTMS	SWDIO TIM16_ -JTMS CH1N	-	TSC_ G4_IO3	-	IR_ OUT	•	USART3_ CTS	-	-	TIM4_ CH3		1	1	EVENT
PA14	PA14 SWCLK	,	1	TSC_ G4_IO4	I2C1_ SDA_	TIM8_ CH2	TIM1_BKIN USART2_	USART2_ TX	1	-		1	1	1	EVENT OUT
PA15 JTDI		TIM2_ CH1_ ETR	TIM8_ CH1		I2C1_ SCL_	SPI1_ NSS_	SPI1_ SPI3_NSS, USART2_ NSS I2S3_WS RX	USART2_ RX	1	TIM1_ BKIN_	•	•	1	1	EVENT

Table 15. Alternate functions for port B

ı		l										Ι.		. 1
	AF15	EVENT OUT	EVENT	EVENT OUT	EVENT	EVENT OUT	EVENT	EVENT OUT	EVENT	EVENT OUT	EVENT	EVENT	EVENT OUT	EVENT OUT
	AF12	ı	ı	1	ı	ı	1	ı	ı	TIM1_ BKIN	ı	ı	1	1
	AF10	ı	ı	-	TIM3_ ETR	TIM17_ BKIN	TIM17_ CH1	TIM8_ BKIN2	TIM3_ CH4	TIM8_ CH2	TIM8_ CH3	ı	-	1
	AF9	ı	ı	-		ı	ı	ı	ı	CAN_RX	CAN_TX	ı	-	-
	AF8	-	COMP4_ OUT	-	-	-	-	-	-	COMP1_ OUT	COMP2_ OUT	ı	-	-
1	AF7	ı	ı	-	USART2_ TX	USART2_ RX	USART2_ CK	USART1_ TX	USART1_ RX	1	ı	USART3_ TX	USART3_ RX	USART3_ CK
ימשום וסי ליינסווימנס ומיוסניסווס וסי לסיור ב	AF6	TIM1_CH2N	TIM1_CH3N	-	SPI3_SCK, I2S3_CK	SPI3_MISO, I2S3ext_SD	SPI3_MOSI, I2S3_SD	TIM8_ ETR	-	-	IR_OUT	1	-	TIM1_ BKIN
10: 7:10:11	AF5			-	SPI1_ SCK	SPI1_ MISO	SPI1_ MOSI	TIM8_CH1	TIM8_ BKIN		1	1	-	SPI2_NSS, I2S2_WS
	AF4	TIM8_ CH2N	TIM8_ CH3N	-	TIM8_ CH1N	TIM8_ CH2N	I2C1_ SMBA	I2C1_SCL	I2C1_ SDA	I2C1_SCL	I2C1_ SDA	ı	-	I2C2_ SMBA
	AF3	TSC_ G3_lO2	TSC_ 63_l03	TSC_ G3_lO4	TSC_ G5_l01	TSC_ G5_lO2	TIM8_ CH3N_	TSC_ G5_IO3	TSC_ G5_lO4	TSC_ SYNC		TSC	TSC_ G6_IO1	TSC_ G6_102
	AF2	TIM3_ CH3_	TIM3_ CH4	-	TIM4_ ETR	TIM3_ CH1	TIM3_ CH2	TIM4_ CH1	TIM4_ CH2	TIM4_ CH3	TIM4_ CH4	ı	-	-
	AF1	-	-	-	TIM2_ CH2	TIM16_ CH1	TIM16_ BKIN	TIM16_ CH1N	TIM17_ CH1N	TIM16_ CH1	TIM17_ CH1	TIM2_ CH3	TIM2_ CH4	-
	AF0	1	1	1	JTDO- TRACES WO	NJTRST	1	1	1	1	1	1	1	1
	Port & Pin Name	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11	PB12

57

		_	—	—			
	AF12 AF15	EVENT OUT	EVENT OUT	EVENT OUT			
	AF12	ı	ı	ı			
	AF10	ı	ı	ı			
	AF9	ı	ı	ı			
ued)	AF8	ı	1	ı			
T B (contin	AF7	USART3_ CTS	USART3_ RTS_DE	ı			
tions tor por	AF6	TIM1_ CH1N	TIM1_ CH2N				
lable 15. Alternate functions for port B (continued)	AF5	SPI2_SCK, TIM1_ I2S2_CK CH1N	SPI2_MISO, TIM1_ I2S2ext_SD CH2N	SPI2_MOSI, I2S2_SD			
lable 15. A	AF4	-	-	TIM1_ CH3N			
	AF3	TSC_ G6_IO3	TSC_ G6_IO4	-			
	AF2	ı	ı	- TIM15_ CH1N			
	AF1	ı	TIM15_ CH1	TIM15_ CH2			
	AF0	ı	ı	PB15 RTC_ TIM15_ TIM15_ CH1N			
	Port & Pin Name	PB13	PB14	PB15			



Table 16. Alternate functions for port C

			ומטופ וס.	lable to. Aiternate functions for port of	שווטק וטו פווטו		
Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PC0	EVENTOUT	-	ı	ı		,	1
PC1	EVENTOUT	ı	ı	1	1	1	1
PC2	EVENTOUT	ı	COMP7_OUT	1	1	1	1
PC3	EVENTOUT	1	ı	1	ı	TIM1_BKIN2	1
PC4	EVENTOUT	1	ı	1	ı	1	USART1_TX
PC5	EVENTOUT	ı	TSC_G3_101	ı	1	•	USART1_RX
PC6	EVENTOUT	TIM3_CH1	,	TIM8_CH1	1	12S2_MCK	COMP6_OUT
PC7	EVENTOUT	TIM3_CH2	ı	TIM8_CH2	ı	I2S3_MCK	COMP5_OUT
PC8	EVENTOUT	TIM3_CH3	•	TIM8_CH3	1	•	COMP3_OUT
PC9	EVENTOUT	TIM3_CH4	ı	TIM8_CH4	I2S_CKIN	TIM8_BKIN2	ı
PC10	EVENTOUT	ı	ı	TIM8_CH1N	UART4_TX	SPI3_SCK, I2S3_CK	USART3_TX
PC11	EVENTOUT	,	•	TIM8_CH2N	UART4_RX	SPI3_MISO, I2S3ext_SD	USART3_RX
PC12	EVENTOUT	1	ı	TIM8_CH3N	UART5_TX	SPI3_MOSI, I2S3_SD	USART3_CK
PC13	1	,	-	TIM1_CH1N	1	•	•
PC14	1	,	•	1	1	1	•
PC15	-	,	1	1	1	•	-

Table 17. Alternate functions for port D

Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PD0	EVENTOUT	ı	ı	ı	1	ı	CAN_RX
PD1	EVENTOUT	1	ı	TIM8_CH4	ı	TIM8_BKIN2	CAN_TX
PD2	EVENTOUT	TIM3_ETR	ı	TIM8_BKIN	UART5_RX	1	ı
PD3	EVENTOUT	TIM2_CH1_ETR	ı	1	1	1	USART2_CTS
PD4	EVENTOUT	TIM2_CH2	ı	1	ı	1	USART2_RTS_DE
PD5	EVENTOUT	1	ı	1	ı	1	USART2_TX
PD6	EVENTOUT	TIM2_CH4	ı	1	1	1	USART2_RX
PD7	EVENTOUT	TIM2_CH3	1	1	ı	1	USART2_CK
PD8	EVENTOUT	1	ı	1	ı	1	USART3_TX
PD9	EVENTOUT	ı	1	ı	ı	ı	USART3_RX
PD10	EVENTOUT	1	1	1	1	1	USART3_CK
PD11	EVENTOUT	1	ı	1	ı	1	USART3_CTS
PD12	EVENTOUT	TIM4_CH1	TSC_G8_I01	ı	ı	ı	USART3_RTS_DE
PD13	EVENTOUT	TIM4_CH2	TSC_G8_102	1	ı	1	ı
PD14	EVENTOUT	TIM4_CH3	TSC_G8_103	ı	ı	ı	-
PD15	EVENTOUT	TIM4_CH4	TSC_G8_I04	ı	1	SPI2_NSS	-



Table 18. Alternate functions for port E

AF7	USART1_TX	USART1_RX	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı			
AF6	ı	ı	ı	ı	ı	1	ı	ı	1	ı	1	1	,		- TIM1_BKIN2
AF4	TIM16_CH1	TIM17_CH1	ı	ı	ı	ı	ı	ı	ı	ı	1	ı	1		
AF3	ı	-	TSC_G7_101	TSC_G7_102	TSC_G7_103	TSC_G7_104	-	-	-	-	-	-	-		
AF2	TIM4_ETR	ı	TIM3_CH1	TIM3_CH2	TIM3_CH3	TIM3_CH4		TIM1_ETR	TIM1_CH1N	TIM1_CH1	TIM1_CH2N	TIM1_CH2	TIM1_CH3N	TIM1_CH3	TIM1_CH3 TIM1_CH4
AF1	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
AF0	ı	ı	TRACECK	TRACED0	TRACED1	TRACED2	TRACED3	ı	ı	ı	ı	ı	1		
Port & Pin Name	PE0	PE1	PE2	PE3	PE4	PE5	PE6	PE7	PE8	PE9	PE10	PE11	PE12	PE13	PE13 PE14

			lable 19. Alternate functions for port F	te functions for	port F			
Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7	
PF0	ı	,	ı	I2C2_SDA	1	TIM1_CH3N	1	
PF1	1	1	1	I2C2_SCL	ı	-	1	
PF2	EVENTOUT	1	ı	1	ı	-	1	
PF4	EVENTOUT	COMP1_OUT	ı	ı	1	-	1	
PF6	EVENTOUT	TIM4_CH4	1	I2C2_SCL	ı	-	USART3_RTS_DE	
PF9	EVENTOUT	-	TIM15_CH1	-	SPI2_SCK	-	-	
PF10	PF10 EVENTOUT	ı	TIM15_CH2	ı	SPI2_SCK	-	1	



SYSCFG configuration register 3 (SYSCFG_CFGR3) on page 257.

2. SPI1_TX_DMA_RMP[1:0] bits in SYSCFG configuration register 2 (SYSCFG_CFGR2) allow remapping of SPI1_TX on channel 5 and 7.

Table 78. STM32F303xB/C/D/E, STM32F358xC and STM32F398xE summary of DMA1 requests for each channel

Peripherals	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel6	Channel7
ADC	ADC1	-	-	-	-	-	-
SPI	-	SPI1_RX	SP1_TX	SPI2_RX	SPI2_TX	-	-
USART	-	USART3_ TX	USART3_RX	USART1_ TX	USART1_ RX	USART2_RX	USART2_TX
I2C	I2C3_TX ⁽¹⁾	I2C3_RX ⁽¹⁾	=	I2C2_TX	I2C2_RX	I2C1_TX	I2C1_RX
TIM1	-	TIM1_CH1	TIM1_CH2	TIM1_CH4 TIM1_TRIG TIM1_COM	TIM1_UP	TIM1_CH3	-
TIM2	TIM2_CH3	TIM2_UP	-	-	TIM2_CH1	-	TIM2_CH2 TIM2_CH4
TIM3	-	TIM3_CH3	TIM3_CH4 TIM3_UP	-	-	TIM3_CH1 TIM3_TRIG	-
TIM4	TIM4_CH1	-	-	TIM4_CH2	TIM4_CH3	-	TIM4_UP
TIM6 / DAC	-	-	TIM6_UP DAC_CH1 ⁽²⁾	-	-	-	-
TIM7/DAC	-	-	-	TIM7_UP DAC_CH2 (2)	-	-	-
TIM15	-	-	-	-	TIM15_CH1 TIM15_UP TIM15_TRIG TIM15_COM	-	-
TIM16	-	-	TIM16_CH1 TIM16_UP	-	-	TIM16_CH1 TIM16_UP	-
TIM17	TIM17_CH1 TIM17_UP	-	-	-	-	-	TIM17_CH1 TIM17_UP ⁽²⁾

^{1.} Available in STM32F303xD/E only.

Table 79. STM32F303x6/8 and STM32F328x8 summary of DMA1 requests for each channel

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel6	Channel7
ADC	ADC1	ADC2	-	ADC2 ⁽¹⁾	-	-	-
SPI	-	SPI1_RX	SP1_TX	SPI1_RX ⁽¹⁾	SPI1_TX ⁽¹⁾	SPI1_RX ⁽¹⁾	SPI1_TX ⁽¹⁾
USART	-	USART3 _TX	USART3 _RX	USART1_TX	USART1 _RX	USART2 _RX	USART2_TX
I2C	-	I2C1_TX ⁽¹⁾	I2C1_RX ⁽¹⁾	I2C1_TX ⁽¹⁾	I2C1_RX ⁽¹⁾	I2C1_TX	I2C1_RX

272/1141 DocID022558 Rev 8



^{2.} DMA request mapped on this DMA channel only if the corresponding remapping bit is set in the SYSCFG_CFGR1 register. For more details, please refer to Section 12.1.1: SYSCFG configuration register 1 (SYSCFG_CFGR1) on page 245.

Table 79. STM32F303x6/8 and STM32F328x8 summary of DMA1 requests for each
channel (continued)

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel6	Channel7
TIM1	-	TIM1_CH1	TIM1_CH2	TIM1_CH4 TIM1_TRIG TIM1_COM	TIM1_UP	TIM1_CH3	-
TIM2	TIM2_CH3	TIM2_UP	-	-	TIM2_CH1	-	TIM2_CH2 TIM2_CH4
TIM3	-	TIM3_CH3	TIM3_CH4 TIM3_UP	-	-	TIM3_CH1 TIM3_TRIG	-
TIM6/DAC	-	-	TIM6_UP DAC1_CH1 (1)	-	-	-	-
TIM7/DAC	-	-	-	TIM7_UP DAC2_CH2	-	-	-
DAC	-	-	-	-	DAC2_CH1 ⁽¹⁾	-	-
TIM15	-	-	-	-	TIM15_CH1 TIM15_UP TIM15_TRIG TIM15_COM	-	-
TIM16	-	-	TIM16_CH1 TIM16_UP	-	-	TIM16_CH1 TIM16_UP ⁽¹⁾	-
TIM17	TIM17_CH1 TIM17_UP	-	-	-	-	-	TIM17_CH1 TIM17_UP ⁽¹⁾

DMA request mapped on this DMA channel only if the corresponding remapping bit is set in the SYSCFG_CFGR1 or SYSCFGR3 register. For more details, please refer to Section 12.1.1: SYSCFG configuration register 1 (SYSCFG_CFGR1) on page 245 and Section 12.1.8: SYSCFG configuration register 3 (SYSCFG_CFGR3) on page 257.

DMA2 controller

The five requests from the peripherals (TIMx (x= 6,7,8), ADCx (x=2,3,4), SPI/I2S3, UART4, DAC_Channel[1,2]) are simply logically ORed before entering the DMA2, this means that only one request must be enabled at a time. Refer to Figure 49: STM32F303xB/C/D/E, STM32F358xC and STM32F398xE DMA2 request mapping.

The peripheral DMA requests can be independently activated/de-activated by programming the DMA control bit in the registers of the corresponding peripheral.

Table 80 lists the DMA requests for each channel.

Table 80. STM32F303xB/C/D/E, STM32F358xC and STM32F398xE summary of DMA2 requests for each channel

Peripherals	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
ADC	ADC2	ADC4	ADC2 ⁽¹⁾	ADC4 ⁽¹⁾	ADC3
SPI	SPI3_RX	SPI3_TX	-	SPI4_RX ⁽²⁾	SPI4_TX ⁽²⁾
UART4	-	-	UART4_RX	-	UART4_TX
TIM6 / DAC	-	-	TIM6_UP DAC_CH1	-	-
TIM7 / DAC	-	-	-	TIM7_UP DAC_CH2	-
TIM8	TIM8_CH3 TIM8_UP	TIM8_CH4 TIM8_TRIG TIM8_COM	TIM8_CH1	-	TIM8_CH2
TIM20 ⁽²⁾	TIM20_CH1	TIM20_CH2	TIM20_CH3 TIM20_UP	TIM20_CH4 TIM20_TRIG TIM20_COM	-

^{1.} DMA request mapped on this DMA channel only if the corresponding remapping bit is set in the SYSCFG_CFGR1 register. For more details, please refer to Section 12.1.1: SYSCFG configuration register 1 (SYSCFG_CFGR1) on page 245.

^{2.} Available in STM32F303xD/E only.