Table 7. STM32F40xxx pin and ball definitions

	F	Pin r	numb	er		Table 7. STWISZF		•			
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	1	1	A2	1	PE2	I/O	FT	-	TRACECLK/ FSMC_A23 / ETH_MII_TXD3 / EVENTOUT	-
-	-	2	2	A1	2	PE3	I/O	FT	-	TRACED0/FSMC_A19 / EVENTOUT	-
-	-	3	3	B1	3	PE4	I/O	FT	-	TRACED1/FSMC_A20 / DCMI_D4/ EVENTOUT	-
-	-	4	4	B2	4	PE5	I/O	FT	-	TRACED2 / FSMC_A21 / TIM9_CH1 / DCMI_D6 / EVENTOUT	-
-	-	5	5	В3	5	PE6	I/O	FT	-	TRACED3 / FSMC_A22 / TIM9_CH2 / DCMI_D7 / EVENTOUT	-
1	A10	6	6	C1	6	V <sub>BAT</sub>	S	-	-	-	-
-	-	1	-	D2	7	PI8	I/O	FT	(2)( 3)	EVENTOUT	RTC_TAMP1, RTC_TAMP2, RTC_TS
2	A9	7	7	D1	8	PC13	I/O	FT	(2) (3)	EVENTOUT	RTC_OUT, RTC_TAMP1, RTC_TS
3	B10	8	8	E1	9	PC14/OSC32_IN (PC14)	I/O	FT	(2)(	EVENTOUT	OSC32_IN <sup>(4)</sup>
4	В9	9	9	F1	10	PC15/ OSC32_OUT (PC15)	I/O	FT	(2)( 3)	EVENTOUT	OSC32_OUT <sup>(4)</sup>
-	-	-	-	D3	11	PI9	I/O	FT	-	CAN1_RX / EVENTOUT	-
-	-	-	-	E3	12	PI10	I/O	FT	-	ETH_MII_RX_ER / EVENTOUT	-
-	-	1	-	E4	13	PI11	I/O	FT	-	OTG_HS_ULPI_DIR / EVENTOUT	-
-	-	1	ı	F2	14	V <sub>SS</sub>	S	1	-	-	-
-	-	-	-	F3	15	V <sub>DD</sub>	S	-	-	-	-
-	-	-	10	E2	16	PF0	I/O	FT	-	FSMC_A0 / I2C2_SDA / EVENTOUT	-

Table 7. STM32F40xxx pin and ball definitions (continued)

	F	Pin r	numb							deminions (continueu)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	-	11	НЗ	17	PF1	I/O	FT	-	FSMC_A1 / I2C2_SCL / EVENTOUT	-
-	-	1	12	H2	18	PF2	I/O	FT	-	FSMC_A2 / I2C2_SMBA / EVENTOUT	-
-	-	-	13	J2	19	PF3	I/O	FT	(4)	FSMC_A3/EVENTOUT	ADC3_IN9
-	-	-	14	J3	20	PF4	I/O	FT	(4)	FSMC_A4/EVENTOUT	ADC3_IN14
-	-	-	15	K3	21	PF5	I/O	FT	(4)	FSMC_A5/EVENTOUT	ADC3_IN15
-	C9	10	16	G2	22	V <sub>SS</sub>	S	-	-	-	-
-	B8	11	17	G3	23	$V_{DD}$	S	-	-	-	-
-	-	-	18	K2	24	PF6	I/O	FT	(4)	TIM10_CH1 / FSMC_NIORD/ EVENTOUT	ADC3_IN4
-	-	-	19	K1	25	PF7	I/O	FT	(4)	TIM11_CH1/FSMC_NREG/ EVENTOUT	ADC3_IN5
-	-	1	20	L3	26	PF8	I/O	FT	(4)	TIM13_CH1 / FSMC_NIOWR/ EVENTOUT	ADC3_IN6
-	-	-	21	L2	27	PF9	I/O	FT	(4)	TIM14_CH1 / FSMC_CD/ EVENTOUT	ADC3_IN7
-	-	1	22	L1	28	PF10	I/O	FT	(4)	FSMC_INTR/ EVENTOUT	ADC3_IN8
5	F10	12	23	G1	29	PH0/OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN <sup>(4)</sup>
6	F9	13	24	H1	30	PH1/OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT <sup>(4)</sup>
7	G10	14	25	J1	31	NRST	I/O	RST	-	-	-
8	E10	15	26	M2	32	PC0	I/O	FT	(4)	OTG_HS_ULPI_STP/ EVENTOUT	ADC123_IN10
9	-	16	27	МЗ	33	PC1	I/O	FT	(4)	ETH_MDC/ EVENTOUT	ADC123_IN11
10	D10	17	28	M4	34	PC2	I/O	FT	(4)	SPI2_MISO / OTG_HS_ULPI_DIR / ETH_MII_TXD2 /I2S2ext_SD/ EVENTOUT	ADC123_IN12

48/202 DocID022152 Rev 8

Table 7. STM32F40xxx pin and ball definitions (continued)

	F	Pin r	numb	er							
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
11	E9	18	29	M5	35	PC3	I/O	FT	(4)	SPI2_MOSI / I2S2_SD / OTG_HS_ULPI_NXT / ETH_MII_TX_CLK/ EVENTOUT	ADC123_IN13
-	-	19	30	-	36	$V_{DD}$	S	-	-	-	-
12	H10	20	31	M1	37	V <sub>SSA</sub>	S	-	-	-	-
-	-	-	-	N1	-	$V_{REF-}$	S	-	-	-	-
-	-	21	32	P1	38	V <sub>REF+</sub>	S	-	-	-	-
13	G9	22	33	R1	39	$V_{DDA}$	S	-	-	-	-
14	C10	23	34	N3	40	PA0/WKUP (PA0)	I/O	FT	(5)	USART2_CTS/ UART4_TX/ ETH_MII_CRS / TIM2_CH1_ETR/ TIM5_CH1 / TIM8_ETR/ EVENTOUT	ADC123_IN0/WKU P <sup>(4)</sup>
15	F8	24	35	N2	41	PA1	I/O	FT	(4)	USART2_RTS / UART4_RX/ ETH_RMII_REF_CLK / ETH_MII_RX_CLK / TIM5_CH2 / TIM2_CH2/ EVENTOUT	ADC123_IN1
16	J10	25	36	P2	42	PA2	I/O	FT	(4)	USART2_TX/TIM5_CH3 / TIM9_CH1 / TIM2_CH3 / ETH_MDIO/ EVENTOUT	ADC123_IN2
-	1	-	-	F4	43	PH2	I/O	FT	-	ETH_MII_CRS/EVENTOUT	-
-	1	1	-	G4	44	PH3	I/O	FT	-	ETH_MII_COL/EVENTOUT	-
-	-	1	-	H4	45	PH4	I/O	FT	-	I2C2_SCL / OTG_HS_ULPI_NXT/ EVENTOUT	-
-	-	-	-	J4	46	PH5	I/O	FT	-	I2C2_SDA/ EVENTOUT	-
17	Н9	26	37	R2	47	PA3	I/O	FT	(4)	USART2_RX/TIM5_CH4 / TIM9_CH2 / TIM2_CH4 / OTG_HS_ULPI_D0 / ETH_MII_COL/ EVENTOUT	ADC123_IN3
18	E5	27	38	-	-	V <sub>SS</sub>	S	-	-	-	-



Table 7. STM32F40xxx pin and ball definitions (continued)

	ı	Pin r	numb				İ			deminions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
	D9			L4	48	BYPASS_REG	I	FT	-	-	-
19	E4	28	39	K4	49	$V_{DD}$	S	-	-	-	-
20	J9	29	40	N4	50	PA4	I/O	ТТа	(4)	SPI1_NSS / SPI3_NSS / USART2_CK / DCMI_HSYNC / OTG_HS_SOF/ I2S3_WS/ EVENTOUT	ADC12_IN4 /DAC_OUT1
21	G8	30	41	P4	51	PA5	I/O	ТТа	(4)	SPI1_SCK/ OTG_HS_ULPI_CK / TIM2_CH1_ETR/ TIM8_CH1N/ EVENTOUT	ADC12_IN5/DAC_ OUT2
22	Н8	31	42	P3	52	PA6	I/O	FT	(4)	SPI1_MISO / TIM8_BKIN/TIM13_CH1 / DCMI_PIXCLK/TIM3_CH1 / TIM1_BKIN/ EVENTOUT	ADC12_IN6
23	J8	32	43	R3	53	PA7	I/O	FT	(4)	SPI1_MOSI/ TIM8_CH1N / TIM14_CH1/TIM3_CH2/ ETH_MII_RX_DV / TIM1_CH1N / ETH_RMII_CRS_DV/ EVENTOUT	ADC12_IN7
24	-	33	44	N5	54	PC4	I/O	FT	(4)	ETH_RMII_RX_D0 / ETH_MII_RX_D0/ EVENTOUT	ADC12_IN14
25	-	34	45	P5	55	PC5	I/O	FT	(4)	ETH_RMII_RX_D1 / ETH_MII_RX_D1/ EVENTOUT	ADC12_IN15
26	G7	35	46	R5	56	PB0	I/O	FT	(4)	TIM3_CH3 / TIM8_CH2N/ OTG_HS_ULPI_D1/ ETH_MII_RXD2 / TIM1_CH2N/ EVENTOUT	ADC12_IN8
27	H7	36	47	R4	57	PB1	I/O	FT	(4)	TIM3_CH4 / TIM8_CH3N/ OTG_HS_ULPI_D2/ ETH_MII_RXD3 / TIM1_CH3N/ EVENTOUT	ADC12_IN9
28	J7	37	48	M6	58	PB2/BOOT1 (PB2)	I/O	FT	-	EVENTOUT	-

50/202 DocID022152 Rev 8

Table 7. STM32F40xxx pin and ball definitions (continued)

	I	Pin r	numb	er							
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	-	49	R6	59	PF11	I/O	FT	-	DCMI_D12/ EVENTOUT	-
-	-	-	50	P6	60	PF12	I/O	FT	-	FSMC_A6/ EVENTOUT	-
-	ı	-	51	M8	61	$V_{SS}$	S	i	-	-	-
-	1	-	52	N8	62	$V_{DD}$	S	ı	-	-	-
-	-	-	53	N6	63	PF13	I/O	FT	-	FSMC_A7/ EVENTOUT	-
-	ı	-	54	R7	64	PF14	I/O	FT	-	FSMC_A8/ EVENTOUT	-
-	ı	-	55	P7	65	PF15	I/O	FT	-	FSMC_A9/ EVENTOUT	-
-	-	-	56	N7	66	PG0	I/O	FT	-	FSMC_A10/ EVENTOUT	-
-	ı	-	57	M7	67	PG1	I/O	FT	-	FSMC_A11/ EVENTOUT	-
-	G6	38	58	R8	68	PE7	I/O	FT	-	FSMC_D4/TIM1_ETR/ EVENTOUT	-
-	H6	39	59	P8	69	PE8	I/O	FT	1	FSMC_D5/ TIM1_CH1N/ EVENTOUT	-
-	J6	40	60	P9	70	PE9	I/O	FT	-	FSMC_D6/TIM1_CH1/ EVENTOUT	-
-	-	-	61	M9	71	V <sub>SS</sub>	S	-	-	-	-
-	1	-	62	N9	72	$V_{DD}$	S	-	-	-	-
-	F6	41	63	R9	73	PE10	I/O	FT	-	FSMC_D7/TIM1_CH2N/ EVENTOUT	-
-	J5	42	64	P10	74	PE11	I/O	FT	-	FSMC_D8/TIM1_CH2/ EVENTOUT	-
-	H5	43	65	R10	75	PE12	I/O	FT	-	FSMC_D9/TIM1_CH3N/ EVENTOUT	-
-	G5	44	66	N11	76	PE13	I/O	FT	-	FSMC_D10/TIM1_CH3/ EVENTOUT	-
-	F5	45	67	P11	77	PE14	I/O	FT	-	FSMC_D11/TIM1_CH4/ EVENTOUT	-
-	G4	46	68	R11	78	PE15	I/O	FT	-	FSMC_D12/TIM1_BKIN/ EVENTOUT	-



Table 7. STM32F40xxx pin and ball definitions (continued)

	l	Pin r	numb							definitions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
29	H4	47	69	R12	79	PB10	I/O	FT	-	SPI2_SCK / I2S2_CK / I2C2_SCL/ USART3_TX / OTG_HS_ULPI_D3 / ETH_MII_RX_ER / TIM2_CH3/ EVENTOUT	-
30	J4	48	70	R13	80	PB11	I/O	FT	-	I2C2_SDA/USART3_RX/ OTG_HS_ULPI_D4 / ETH_RMII_TX_EN/ ETH_MII_TX_EN / TIM2_CH4/ EVENTOUT	-
31	F4	49	71	M10	81	V <sub>CAP_1</sub>	S		-	-	-
32	-	50	72	N10	82	$V_{DD}$	S		-	-	-
-	-	-	-	M11	83	PH6	I/O	FT	-	I2C2_SMBA / TIM12_CH1 / ETH_MII_RXD2/ EVENTOUT	-
1	-	-	1	N12	84	PH7	I/O	FT	-	I2C3_SCL / ETH_MII_RXD3/ EVENTOUT	-
-	-	-	-	M12	85	PH8	I/O	FT	-	I2C3_SDA / DCMI_HSYNC/ EVENTOUT	-
1	1	-	1	M13	86	PH9	I/O	FT	-	I2C3_SMBA / TIM12_CH2/ DCMI_D0/ EVENTOUT	-
-	-	-	ı	L13	87	PH10	I/O	FT	-	TIM5_CH1 / DCMI_D1/ EVENTOUT	-
-	-	-	-	L12	88	PH11	I/O	FT	-	TIM5_CH2 / DCMI_D2/ EVENTOUT	-
-	-	-	-	K12	89	PH12	I/O	FT	-	TIM5_CH3 / DCMI_D3/ EVENTOUT	-
	-	-	ı	H12	90	V <sub>SS</sub>	S	1	-	-	-
_	-	-	-	J12	91	$V_{DD}$	S	-	-	-	-

Table 7. STM32F40xxx pin and ball definitions (continued)

	Pin number									,	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
33	J3	51	73	P12	92	PB12	I/O	FT	-	SPI2_NSS / I2S2_WS / I2C2_SMBA/ USART3_CK/TIM1_BKIN / CAN2_RX / OTG_HS_ULPI_D5/ ETH_RMII_TXD0 / ETH_MII_TXD0/ OTG_HS_ID/ EVENTOUT	-
34	J1	52	74	P13	93	PB13	I/O	FT	-	SPI2_SCK / I2S2_CK / USART3_CTS/ TIM1_CH1N /CAN2_TX / OTG_HS_ULPI_D6 / ETH_RMII_TXD1 / ETH_MII_TXD1/ EVENTOUT	OTG_HS_VBUS
35	J2	53	75	R14	94	PB14	I/O	FT	-	SPI2_MISO/ TIM1_CH2N / TIM12_CH1 / OTG_HS_DM/ USART3_RTS / TIM8_CH2N/I2S2ext_SD/ EVENTOUT	-
36	H1	54	76	R15	95	PB15	I/O	FT	-	SPI2_MOSI / I2S2_SD/ TIM1_CH3N / TIM8_CH3N / TIM12_CH2 / OTG_HS_DP/ EVENTOUT	RTC_REFIN
-	H2	55	77	P15	96	PD8	I/O	FT	-	FSMC_D13/USART3_TX/ EVENTOUT	-
-	НЗ	56	78	P14	97	PD9	I/O	FT	-	FSMC_D14/USART3_RX/ EVENTOUT	-
-	G3	57	79	N15	98	PD10	I/O	FT	-	FSMC_D15/USART3_CK/ EVENTOUT	-
-	G1	58	80	N14	99	PD11	I/O	FT	-	FSMC_CLE / FSMC_A16/USART3_CTS/ EVENTOUT	-
-	G2	59	81	N13	100	PD12	I/O	FT	-	FSMC_ALE/ FSMC_A17/TIM4_CH1 / USART3_RTS/ EVENTOUT	-

Table 7. STM32F40xxx pin and ball definitions (continued)

	ı	Pin r	numb							deminions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	60	82	M15	101	PD13	I/O	FT	-	FSMC_A18/TIM4_CH2/ EVENTOUT	-
-	-	-	83	-	102	V <sub>SS</sub>	S		-	-	-
-	-	-	84	J13	103	$V_{DD}$	S		-	-	-
-	F2	61	85	M14	104	PD14	I/O	FT	-	FSMC_D0/TIM4_CH3/ EVENTOUT/ EVENTOUT	-
-	F1	62	86	L14	105	PD15	I/O	FT	-	FSMC_D1/TIM4_CH4/ EVENTOUT	-
-	-	-	87	L15	106	PG2	I/O	FT	-	FSMC_A12/ EVENTOUT	-
-	-	-	88	K15	107	PG3	I/O	FT	-	FSMC_A13/ EVENTOUT	-
-	-	-	89	K14	108	PG4	I/O	FT	-	FSMC_A14/ EVENTOUT	-
-	-	-	90	K13	109	PG5	I/O	FT	-	FSMC_A15/ EVENTOUT	-
-	-	-	91	J15	110	PG6	I/O	FT	-	FSMC_INT2/ EVENTOUT	-
-	-	1	92	J14	111	PG7	I/O	FT	-	FSMC_INT3/USART6_CK/ EVENTOUT	-
-	-	-	93	H14	112	PG8	I/O	FT	-	USART6_RTS / ETH_PPS_OUT/ EVENTOUT	-
-	-	-	94	G12	113	V <sub>SS</sub>	S		-	-	-
-	-	-	95	H13	114	$V_{DD}$	S		-	-	-
37	F3	63	96	H15	115	PC6	I/O	FT	-	I2S2_MCK / TIM8_CH1/SDIO_D6 / USART6_TX / DCMI_D0/TIM3_CH1/ EVENTOUT	-
38	E1	64	97	G15	116	PC7	I/O	FT	-	I2S3_MCK / TIM8_CH2/SDIO_D7 / USART6_RX / DCMI_D1/TIM3_CH2/ EVENTOUT	-
39	E2	65	98	G14	117	PC8	I/O	FT	-	TIM8_CH3/SDIO_D0 /TIM3_CH3/ USART6_CK / DCMI_D2/ EVENTOUT	-

54/202 DocID022152 Rev 8

Table 7. STM32F40xxx pin and ball definitions (continued)

	Pin number										
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
40	E3	66	99	F14	118	PC9	I/O	FT	-	I2S_CKIN/ MCO2 / TIM8_CH4/SDIO_D1 / /I2C3_SDA / DCMI_D3 / TIM3_CH4/ EVENTOUT	-
41	D1	67	100	F15	119	PA8	I/O	FT	-	MCO1 / USART1_CK/ TIM1_CH1/ I2C3_SCL/ OTG_FS_SOF/ EVENTOUT	-
42	D2	68	101	E15	120	PA9	I/O	FT	-	USART1_TX/ TIM1_CH2 / I2C3_SMBA / DCMI_D0/ EVENTOUT	OTG_FS_VBUS
43	D3	69	102	D15	121	PA10	I/O	FT	-	USART1_RX/ TIM1_CH3/ OTG_FS_ID/DCMI_D1/ EVENTOUT	-
44	C1	70	103	C15	122	PA11	I/O	FT	-	USART1_CTS / CAN1_RX / TIM1_CH4 / OTG_FS_DM/ EVENTOUT	-
45	C2	71	104	B15	123	PA12	I/O	FT	-	USART1_RTS / CAN1_TX/ TIM1_ETR/ OTG_FS_DP/ EVENTOUT	-
46	D4	72	105	A15	124	PA13 (JTMS-SWDIO)	I/O	FT	-	JTMS-SWDIO/ EVENTOUT	-
47	B1	73	106	F13	125	V <sub>CAP_2</sub>	S	-	-	-	-
-	E7	74	107	F12	126	V <sub>SS</sub>	S	-	-	-	-
48	E6	75	108	G13	127	$V_{DD}$	S	-	-	-	-
-	1	-	-	E12	128	PH13	I/O	FT	-	TIM8_CH1N / CAN1_TX/ EVENTOUT	-
-	-	-	-	E13	129	PH14	I/O	FT	-	TIM8_CH2N / DCMI_D4/ EVENTOUT	-
-	-	-	-	D13	130	PH15	I/O	FT	-	TIM8_CH3N / DCMI_D11/ EVENTOUT	-
-	C3	-	-	E14	131	PI0	I/O	FT	-	TIM5_CH4 / SPI2_NSS / I2S2_WS / DCMI_D13/ EVENTOUT	-
-	B2	-	-	D14	132	PI1	I/O	FT	-	SPI2_SCK / I2S2_CK / DCMI_D8/ EVENTOUT	-



Table 7. STM32F40xxx pin and ball definitions (continued)

	I	Pin r	numb							deminions (continueu)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	-	-	C14	133	Pl2	I/O	FT	-	TIM8_CH4 /SPI2_MISO / DCMI_D9 / I2S2ext_SD/ EVENTOUT	-
-	-	-	1	C13	134	PI3	I/O	FT		TIM8_ETR / SPI2_MOSI / I2S2_SD / DCMI_D10/ EVENTOUT	-
-	-	-	-	D9	135	V <sub>SS</sub>	S	-	-	-	-
-	-	-	-	C9	136	$V_{DD}$	S	-	-	-	-
49	A2	76	109	A14	137	PA14 (JTCK/SWCLK)	I/O	FT	-	JTCK-SWCLK/ EVENTOUT	-
50	В3	77	110	A13	138	PA15 (JTDI)	I/O	FT	-	JTDI/ SPI3_NSS/ I2S3_WS/TIM2_CH1_ETR / SPI1_NSS / EVENTOUT	-
51	D5	78	111	B14	139	PC10	I/O	FT	-	SPI3_SCK / I2S3_CK/ UART4_TX/SDIO_D2 / DCMI_D8 / USART3_TX/ EVENTOUT	-
52	C4	79	112	B13	140	PC11	I/O	FT	-	UART4_RX/ SPI3_MISO / SDIO_D3 / DCMI_D4/USART3_RX / I2S3ext_SD/ EVENTOUT	-
53	А3	80	113	A12	141	PC12	I/O	FT	-	UART5_TX/SDIO_CK / DCMI_D9 / SPI3_MOSI /I2S3_SD / USART3_CK/ EVENTOUT	-
-	D6	81	114	B12	142	PD0	I/O	FT	-	FSMC_D2/CAN1_RX/ EVENTOUT	-
ı	C5	82	115	C12	143	PD1	I/O	FT	-	FSMC_D3 / CAN1_TX/ EVENTOUT	-
54	B4	83	116	D12	144	PD2	I/O	FT	-	TIM3_ETR/UART5_RX/ SDIO_CMD / DCMI_D11/ EVENTOUT	-
-	-	84	117	D11	145	PD3	I/O	FT	-	FSMC_CLK/ USART2_CTS/ EVENTOUT	-

Table 7. STM32F40xxx pin and ball definitions (continued)

	ı	Pin r	numb	er							
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	A4	85	118	D10	146	PD4	I/O	FT	-	FSMC_NOE/ USART2_RTS/ EVENTOUT	-
-	C6	86	119	C11	147	PD5	I/O	FT	-	FSMC_NWE/USART2_TX/ EVENTOUT	-
_	-	-	120	D8	148	$V_{SS}$	S	-	-	-	-
-	-	-	121	C8	149	$V_{DD}$	S	-	-	-	-
-	B5	87	122	B11	150	PD6	I/O	FT	-	FSMC_NWAIT/ USART2_RX/ EVENTOUT	-
-	A5	88	123	A11	151	PD7	I/O	FT	-	USART2_CK/FSMC_NE1/ FSMC_NCE2/ EVENTOUT	-
-	-	-	124	C10	152	PG9	I/O	FT	-	USART6_RX / FSMC_NE2/FSMC_NCE3/ EVENTOUT	-
-	-	-	125	B10	153	PG10	I/O	FT	-	FSMC_NCE4_1/ FSMC_NE3/ EVENTOUT	-
-	-	-	126	В9	154	PG11	I/O	FT	-	FSMC_NCE4_2 / ETH_MII_TX_EN/ ETH_RMII_TX_EN/ EVENTOUT	-
-	-	-	127	В8	155	PG12	I/O	FT	-	FSMC_NE4 / USART6_RTS/ EVENTOUT	-
-	-	-	128	A8	156	PG13	I/O	FT	-	FSMC_A24 / USART6_CTS /ETH_MII_TXD0/ ETH_RMII_TXD0/ EVENTOUT	-
-	-	-	129	A7	157	PG14	I/O	FT	-	FSMC_A25 / USART6_TX /ETH_MII_TXD1/ ETH_RMII_TXD1/ EVENTOUT	-
-	E8	-	130	D7	158	$V_{SS}$	S	-	-	-	-
-	F7	-	131	C7	159	$V_{DD}$	S	-	-	-	-
_	-	-	132	В7	160	PG15	I/O	FT	-	USART6_CTS / DCMI_D13/ EVENTOUT	-

Table 7. STM32F40xxx pin and ball definitions (continued)

	I	Pin r	numb				İ			deminions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
55	В6	89	133	A10	161	PB3 (JTDO/ TRACESWO)	I/O	FT	-	JTDO/ TRACESWO/ SPI3_SCK / I2S3_CK / TIM2_CH2 / SPI1_SCK/ EVENTOUT	-
56	A6	90	134	A9	162	PB4 (NJTRST)	I/O	FT	-	NJTRST/ SPI3_MISO / TIM3_CH1 / SPI1_MISO / I2S3ext_SD/ EVENTOUT	-
57	D7	91	135	A6	163	PB5	I/O	FT	-	I2C1_SMBA/ CAN2_RX / OTG_HS_ULPI_D7 / ETH_PPS_OUT/TIM3_CH2 / SPI1_MOSI/ SPI3_MOSI / DCMI_D10 / I2S3_SD/ EVENTOUT	-
58	C7	92	136	В6	164	PB6	I/O	FT	-	I2C1_SCL/ TIM4_CH1 / CAN2_TX / DCMI_D5/USART1_TX/ EVENTOUT	-
59	В7	93	137	В5	165	PB7	I/O	FT	-	I2C1_SDA / FSMC_NL / DCMI_VSYNC / USART1_RX/ TIM4_CH2/ EVENTOUT	-
60	A7	94	138	D6	166	BOOT0	I	В	-	-	V <sub>PP</sub>
61	D8	95	139	A5	167	PB8	I/O	FT	-	TIM4_CH3/SDIO_D4/ TIM10_CH1 / DCMI_D6 / ETH_MII_TXD3 / I2C1_SCL/ CAN1_RX/ EVENTOUT	-
62	C8	96	140	B4	168	PB9	I/O	FT	-	SPI2_NSS/ I2S2_WS / TIM4_CH4/ TIM11_CH1/ SDIO_D5 / DCMI_D7 / I2C1_SDA / CAN1_TX/ EVENTOUT	-
-	-	97	141	A4	169	PE0	I/O	FT	-	TIM4_ETR / FSMC_NBL0 / DCMI_D2/ EVENTOUT	-
-	-	98	142	A3	170	PE1	I/O	FT	-	FSMC_NBL1 / DCMI_D3/ EVENTOUT	-
63	-	99	-	D5	1	$V_{SS}$	S	•	-	-	-

Pin number / O structure Pin type Pin name Notes **UFBGA176** Additional -QFP176 WLCSP90 LQFP100 -QFP144 LQFP64 (function after **Alternate functions** functions reset)(1) 143 C6 171 PDR\_ON I FT **A8** -10 64 A1 144 C5 172 S  $V_{DD}$ 0 TIM8\_BKIN / DCMI\_D5/ PI4 I/O FT Π4 173 **EVENTOUT** TIM8\_CH1/ 174 PI5 I/O FT DCMI VSYNC/ C4 **EVENTOUT** TIM8 CH2 / DCMI D6/ C3 175 PI6 I/O FT **EVENTOUT** TIM8\_CH3 / DCMI\_D7/ C2 176 PI7 I/O FT **EVENTOUT** 

Table 7. STM32F40xxx pin and ball definitions (continued)

- 1. Function availability depends on the chosen device.
- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:

   The speed should not exceed 2 MHz with a maximum load of 30 pF.
- These I/Os must not be used as a current source (e.g. to drive an LED).
- 3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F4xx reference manual, available from the STMicroelectronics website: www.st.com.
- 4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
- If the device is delivered in an UFBGA176 or WLCSP90 and the BYPASS\_REG pin is set to VDD (Regulator off/internal reset ON mode), then PA0 is used as an internal Reset (active low).

Table 8. FSMC pin definition

			FSMC			WLCSP90
Pins <sup>(1)</sup>	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux		LQFP100 <sup>(2)</sup>	(2)
PE2	-	A23	A23	-	Yes	-
PE3	-	A19	A19	-	Yes	-
PE4	-	A20	A20	-	Yes	-
PE5	-	A21	A21	-	Yes	-
PE6	ı	A22	A22	-	Yes	-
PF0	A0	A0	-	-	-	-



EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT AF15 **AF14** DCMI\_PIXCK DCMI\_D0 DCMI\_D1 DCMI HSYNC AF13 DCM FSMC/SDIO /OTG\_FS OTG\_HS\_SOF AF12 ETH\_MII\_RX\_DV ETH\_RMII \_CRS\_DV ETH\_MII \_RX\_CLK ETH\_RMII\_REF \_CLK ETH\_MII\_CRS ETH\_MII\_COL ETH\_MDIO **AF11** Ħ OTG\_HS\_ULPI\_ D0 OTG\_HS\_ULPI\_ CK OTG\_FS\_SOF OTG\_FS\_ID OTG\_FS\_DM OTG\_FS\_DP OTG\_FS/ OTG\_HS CAN1/2 TIM12/13/ 14 CAN1\_TX TIM13\_CH1 TIM14\_CH1 CAN1\_RX Table 9. Alternate function mapping UART4/5/ USART6 UART4\_TX UART4\_RX AF8 USART1/2/3/ I2S3ext USART1\_CTS USART2\_RTS USART1\_RTS USART2\_CTS USART1\_TX USART1\_RX USART1\_CK USART2\_TX USART2\_CK AF7 SPI3/I2Sext /I2S3 NSS WS NSS/ WS AF6 SPI3\_N SPI3\_ I2S3\_ SPI1/SPI2/ I2S2/I2S2e xt SPI1\_MISO SPI1\_NSS SP11\_SCK SPI1\_NSS AF5 I2C1/2/3 I2C3\_SCL I2C3\_ SMBA AF4 TIM8/9/10 TIM8\_CH1N TIM8\_BKIN TIM8\_CH1N TIM8\_ETR TIM9\_CH1 TIM9\_CH2 AF3 TIM3/4/5 TIM5\_CH2 TIM 5\_CH1 TIM5\_CH4 TIM3\_CH2 TIM5\_CH3 TIM3\_CH1 AF2 TIM2\_CH1\_ ETR TIM1\_CH4 TIM1\_ETR TIM2\_CH2 TIM1\_BKIN TIM1\_CH1N TIM1\_CH1 TIM1\_CH3 TIM 2\_CH1 TIM 2\_ETR TIM2\_CH1\_ ETR TIM2\_CH3 TIM2\_CH4 TIM1\_CH2 TIM1/2 AF1 MCO1 JTMS-SWDIO JTCK-SWCLK SYS JTD PA10 PA11 PA12 PA13 PA14 PA15 PA6 PA0 PA1 PA2 PA3 PA4 PA5 PA7 PA8 PA9 Port Port A



EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT AF15 AF14 DCMI\_VSYN DCMI\_D5 DCMI\_D6 DCMI\_D10 DCMI\_D7 AF13 DCM FSMC/SDIO /OTG\_FS OTG\_HS\_DM OTG\_HS\_ID OTG\_HS\_DP SDIO\_D4 SDIO\_D5 AF12 ETH\_MII\_TX\_EN ETH \_RMII\_TX\_EN ETH\_MII\_TXD0 ETH\_RMII\_TXD0 ETH\_MII\_TXD1 ETH\_RMII\_TXD1 ETH\_ MII\_RX\_ER ETH\_MII\_RXD2 ETH\_MII\_RXD3 ETH\_PPS\_OUT ETH\_MII\_TXD3 **AF11** Ħ OTG\_HS\_ULPI\_ D7 OTG\_HS\_ULPI\_ D1 OTG\_HS\_ULPI\_ D2 OTG\_HS\_ULPI\_ D3 OTG\_HS\_ULPI\_ D4 OTG\_HS\_ULPI\_ D5 OTG\_HS\_ULPI\_ D6 OTG\_FS/ OTG\_HS AF10 Table 9. Alternate function mapping (continued) CAN1/2 TIM12/13/ 14 CAN2\_TX TIM12\_CH2 CAN2\_RX CAN1\_RX CAN2\_TX TIM12\_CH1 CAN2\_RX AF9 UART4/5/ USART6 AF8 USART1/2/3/ I2S3ext USART3\_RTS USART3\_CTS I2S3ext\_SD USART3\_TX USART3\_CK AF7 SPI3/I2Sext /I2S3 SPI3\_MISO SPI3\_MOSI I2S2ext\_SD SPI3\_SCK I2S3\_CK AF6 SPI1/SPI2/ I2S2/I2S2e xt SPI2\_MOSI I2S2\_SD SPI1\_MISO SPI2\_NSS I2S2\_WS SPI2\_NSS I2S2\_WS SPI2\_SCK I2S2\_CK SPI2\_SCK I2S2\_CK SPI2\_MISO SPI1\_MOSI SP11\_SCK AF5 I2C1\_SCL I2C1\_SMB I2C1/2/3 I2C1\_SCL I2C1\_SDA I2C2\_SCL I2C2\_SDA AF4 I2C2\_ SMBA TIM8/9/10 TIM10\_CH1 TIM8\_CH2N TIM8\_CH3N TIM11\_CH1 TIM8\_CH2N TIM8\_CH3N AF3 TIM4\_CH1 TIM4\_CH2 TIM4\_CH3 TIM3\_CH3 TIM3\_CH2 TIM3\_CH4 TIM3\_CH1 TIM4\_CH4 AF2 TIM1\_CH3N TIM2\_CH4 TIM1\_CH1N TIM1\_CH2N TIM1\_CH3N TIM2\_CH2 TIM1\_BKIN TIM2\_CH3 **TIM1/2** AF1 JTDO/ IRACES WO NJTRST RTC\_ REFIN AF0 PB15 PB10 PB12 PB13 PB14 PB3 PB4 PB0 PB1 PB2 PB5 PB6 PB7 PB8 PB9 PB11 Port Port B

EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT AF15 AF14 DCMI\_D0 DCMI\_D1 DCMI\_D2 DCMI\_D3 DCMI\_D8 DCMI\_D4 DCMI\_D9 AF13 DCM FSMC/SDIO /OTG\_FS spio\_bo SDIO\_D3 SDIO\_D7 SDIO\_D1 AF12 ETH\_MII\_RXD0 ETH\_RMII\_RXD0 ETH\_MII\_RXD1 ETH\_RMII\_RXD1 ETH \_MII\_TX\_CLK ETH\_MII\_TXD2 ETH\_MDC **AF11** Ē OTG\_HS\_ULPI\_ DIR OTG\_HS\_ULPI\_ NXT OTG\_HS\_ULPI\_ STP OTG\_FS/ OTG\_HS AF10 Table 9. Alternate function mapping (continued) CAN1/2 TIM12/13/ 14 AF9 UART4/5/ USART6 USART6\_TX USART6\_RX USART6\_CK UART4\_RX UART5\_TX UART4\_TX AF8 USART1/2/3/ I2S3ext USART3\_RX AF7 SPI3/I2Sext /I2S3 SPI3\_MISO/ SPI3\_MOSI SPI3\_SCK/ I2S3\_CK I2S3\_MCK AF6 SPI1/SPI2/ I2S2/I2S2e xt SPI2\_MOSI I2S2\_SD I2S3ext SD I2S\_CKIN I2S2\_MCK AF5 I2C3\_SDA I2C1/2/3 AF4 TIM8/9/10 TIM8\_CH2 TIM8\_CH4 TIM8\_CH1 TIM8\_CH3 AF3 TIM3\_CH2 TIM3\_CH1 TIM3\_CH3 TIM3\_CH4 AF2 TIM1/2 AF1 MCO2 AF0 PC12 PC13 PC14 PC15 PC10 PC11 90 80 PC7 PC9 8 PC1 PC2 S 8 PC5 88 Port Port C



AF15

EVENTOUT EVENTOUT EVENTOUT

EVENTOUT

AF14 DCMI\_D11 AF13 DCM FSMC/SDIO /OTG\_FS FSMC\_NE1/ FSMC\_NCE2 FSMC\_NWE FSMC\_NWAIT FSMC\_D14 FSMC\_D15 FSMC\_A18 FSMC\_D3 SDIO\_CMD FSMC\_NOE FSMC\_D13 FSMC\_D1 FSMC\_CLK FSMC\_A16 FSMC\_A17 FSMC\_D0 FSMC\_D2 AF12 **AF11** Ħ OTG\_FS/ OTG\_HS AF10 Table 9. Alternate function mapping (continued) CAN1/2 TIM12/13/ 14 CAN1\_TX CAN1\_RX AF9 UART4/5/ USART6 UART5\_RX AF8 USART1/2/3/ I2S3ext USART3\_RX USART3\_CK USART2\_RTS USART3\_CTS USART2\_CTS USART2\_TX USART3\_RTS USART2\_RX USART3\_TX USART2\_CK AF7 SPI3/I2Sext /I2S3 AF6 SPI1/SPI2/ I2S2/I2S2e xt AF5 I2C1/2/3 AF4 TIM8/9/10 AF3 TIM4\_CH2 TIM4\_CH3 TIM4\_CH4 TIM3\_ETR TIM4\_CH1 AF2 TIM1/2 AF1 AF0 PD12 PD13 PD14 PD15 PD10 PD11 PD3 <u>P</u> PD2 PD5 PD6 PD9 90 PD PD7 PD8 Port Port D

65/202 DocID022152 Rev 8

EVENTOUT

EVENTOUT

EVENTOUT

EVENTOUT

EVENTOUT

Table 9. Alternate function mapping (continued)

		AF15	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
		AF14		- E			-		- E	- E	- E				- E			
•	AF13	DCMI	DCMI_D2	DCMI_D3			DCMI_D4	DCMI_D6	DCMI_D7	-				1	-			
•	AF12	FSMC/SDIO /OTG_FS	FSMC_NBL0	FSMC_NBL1	FSMC_A23	FSMC_A19	FSMC_A20	FSMC_A21	FSMC_A22	FSMC_D4	FSMC_D5	FSMC_D6	FSMC_D7	FSMC_D8	FSMC_D9	FSMC_D10	FSMC_D11	FSMC_D12
,	AF11	ЕТН		-	ETH_MII_TXD3				-	-	-	-			-			
rea)	AF10	OTG_FS/ OTG_HS	-	-			-		-	-	-				-			
(contint	AF9	CAN1/2 TIM12/13/ 14		-			-	1	-	1	-	-			-			
appıng	AF8	UART4/5/ USART6		-	,				-	-		,	,	,	-		,	,
lable 9. Alternate function mapping (continued)	AF7	USART1/2/3/ I2S3ext								-	-	•			-			
ernate tu	AF6	SPI3/I2Sext /I2S3		-			-		-	-	-	•			-			-
le 9. AII	AF5	SPI1/SPI2/ I2S2/I2S2e xt	-	-		-	-	-	-	-	-	-	-	1	-	-	-	-
lab	AF4	I2C1/2/3		-	-		-	-	-	-	-	-	-	-	-		-	-
	AF3	TIM8/9/10 /11			-	-	-	TIM9_CH1	TIM9_CH2	-	-	-	-	-	-	-	-	-
	AF2	TIM3/4/5	TIM4_ETR	-	-		-	-	-	-	-	-	-	-	-		-	-
	AF1	TIM 1/2		-	,				-	TIM1_ETR	TIM1_CH1N	TIM1_CH1	TIM1_CH2N	TIM1_CH2	TIM1_CH3N	TIM1_CH3	TIM1_CH4	TIM1_BKIN
•	AF0	SYS			TRACECL K	TRACED0	TRACED1	TRACED2	TRACED3	-	-	i	1	1	-	1	1	1
		Port	PE0	PE1	PE2	PE3	PE4	PE5	PE6	PE7	PE8	PE9	PE10	PE11	PE12	PE13	PE14	PE15
		a.								PortE								



Table 9. Alternate function mapping (continued)

						מ ב	ie 9. Ait	emare	Table 3. Aitemate function mapping (continued)	appilig		(nar					
		AF0	AF1	AF2	AF3	AF4	AF5	9H6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
Port	Ľ,	SYS	TIM 1/2	TIM3/4/5	TIM8/9/10 /11	I2C1/2/3	SP11/SP12/ 12S2/12S2e xt	SPI3/I2Sext //2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/2 TIM12/13/ 14	OTG_FS/ OTG_HS	ЕТН	FSMC/SDIO /OTG_FS	DCMI	AF14	AF15
	PF0					I2C2_SDA					1			FSMC_A0			EVENTOUT
	PF1		-			I2C2_SCL	-							FSMC_A1		-	EVENTOUT
	PF2			1		I2C2_ SMBA			,			1	,	FSMC_A2		1	EVENTOUT
	PF3	-	-		,					,			,	FSMC_A3	,	-	EVENTOUT
	PF4		,											FSMC_A4			EVENTOUT
	PF5	-	-											FSMC_A5			EVENTOUT
	PF6	-	,		TIM10_CH1		,	,	,		,		,	FSMC_NIORD	,		EVENTOUT
t C	PF7	-	-		TIM11_CH1	-				-	-			FSMC_NREG	-	-	EVENTOUT
	PF8			ı						,	TIM13_CH1	1	,	FSMC_ NIOWR		-	EVENTOUT
	PF9	-	-		-	-					TIM14_CH1			FSMC_CD	-	-	EVENTOUT
	PF10	-	-			-					-			FSMC_INTR		-	EVENTOUT
	PF11		,								1				DCMI_D12		EVENTOUT
	PF12		,								1			FSMC_A6			EVENTOUT
	PF13	1	,		,						1		,	FSMC_A7	,	-	EVENTOUT
	PF14	-	-	•		-	-		-		•			FSMC_A8	-	-	EVENTOUT
	PF15			i				,	,			,	,	FSMC_A9			EVENTOUT

EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT AF15 AF14 DCMI\_D13 AF13 DCM FSMC/SDIO /OTG\_FS FSMC\_NE2/ FSMC\_NCE3 FSMC\_NCE4\_ FSMC\_A15 FSMC\_INT2 FSMC\_INT3 FSMC\_ NCE4\_1/ FSMC\_NE3 FSMC\_A12 FSMC\_A10 FSMC\_A11 FSMC\_A13 FSMC\_A14 FSMC\_NE4 FSMC\_A24 FSMC\_A25 AF12 ETH\_MII\_TX\_EN ETH\_RMII\_ TX\_EN ETH\_MII\_TXD0 ETH\_RMII\_TXD0 ETH\_MII\_TXD1 ETH\_RMII\_TXD1 ETH\_PPS\_OUT **AF11** Ħ OTG\_FS/ OTG\_HS AF10 Table 9. Alternate function mapping (continued) CAN1/2 TIM12/13/ 14 AF9 UART4/5/ USART6 USART6\_CK USART6\_ RTS USART6\_ RTS USART6\_ CTS AF8 USART1/2/3/ I2S3ext AF7 SPI3/I2Sext /I2S3 AF6 SPI1/SPI2/ I2S2/I2S2e xt AF5 I2C1/2/3 AF4 TIM8/9/10 /11 AF3 AF2 TIM1/2 AF1 AF0 PG3 PG5 PG13 PG1 PG2 PG4 PG6 PG10 PG12 PG14 PG15 PG0 PG7 PG9 PG11 PG8 Port Port G



EVENTOUT

AF15

EVENTOUT

EVENTOUT

EVENTOUT

EVENTOUT

EVENTOUT

EVENTOUT
EVENTOUT
EVENTOUT
EVENTOUT
EVENTOUT
EVENTOUT

AF14 DCMI\_D11 DCMI\_D2 DCMI\_D3 DCMI\_D0 DCMI\_D1 DCMI\_D4 DCMI\_ HSYNC AF13 DCM FSMC/SDIO /OTG\_FS AF12 ETH\_MII\_RXD3 ETH\_MII\_CRS ETH\_MII\_RXD2 ETH\_MII\_COL **AF11** Ħ OTG\_HS\_ULPI\_ NXT OTG\_FS/ OTG\_HS AF10 Table 9. Alternate function mapping (continued) CAN1/2 TIM12/13/ 14 TIM12\_CH2 TIM12\_CH1 CAN1\_TX AF9 UART4/5/ USART6 AF8 USART1/2/3/ I2S3ext AF7 SPI3/I2Sext /I2S3 AF6 SPI1/SPI2/ I2S2/I2S2e xt AF5 I2C1/2/3 I2C2\_SCL I2C2\_SDA 12C3\_SCL I2C2\_ SMBA AF4 I2C3\_ SMBA TIM8/9/10 /11 TIM8\_CH1N TIM8\_CH2N TIM8\_CH3N AF3 TIM5\_CH1 TIM5\_CH2 TIM5\_CH3 AF2 TIM1/2 AF1 AF0 PH11 PH12 PH14 PH15 PH10 PH13 PH3 PHZ H 표 PH4 PH5 PH6 PH7 PH8 윤 Port PortH

EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT EVENTOUT AF15 AF14 DCMI\_D13 DCMI\_D10 DCMI\_D5 DCMI\_D9 DCMI\_D6 DCMI\_D7 DCMI\_D8 DCMI AF13 DCM FSMC/SDIO /OTG\_FS AF12 ETH\_MII\_RX\_ER **AF11** Ħ OTG\_HS\_ULPI\_ DIR OTG\_FS/ OTG\_HS AF10 Table 9. Alternate function mapping (continued) CAN1/2 TIM12/13/ 14 CAN1\_RX AF9 UART4/5/ USART6 AF8 USART1/2/3/ I2S3ext AF7 SPI3/I2Sext /I2S3 I2S2ext\_SD AF6 SPI1/SPI2/ I2S2/I2S2e xt SPI2\_MOSI I2S2\_SD SPI2\_NSS I2S2\_WS SPI2\_SCK I2S2\_CK SPI2\_MISO AF5 I2C1/2/3 AF4 TIM8/9/10 /11 TIM8\_BKIN TIM8\_ETR TIM8\_CH2 TIM8\_CH3 TIM8\_CH1 TIM8\_CH4 AF3 TIM5\_CH4 TIM3/4/5 AF2 TIM1/2 AF1 AF0 P110 P8 P11 P19 B Ξ PIZ PI3 <u>4</u> PIS PI6 PI7 Port Port

After an event, the peripheral sends a request signal to the DMA controller. The DMA controller serves the request depending on the channel priorities. As soon as the DMA controller accesses the peripheral, an Acknowledge signal is sent to the peripheral by the DMA controller. The peripheral releases its request as soon as it gets the Acknowledge signal from the DMA controller. Once the request has been deasserted by the peripheral, the DMA controller releases the Acknowledge signal. If there are more requests, the peripheral can initiate the next transaction.

## 10.3.3 Channel selection

Each stream is associated with a DMA request that can be selected out of 8 possible channel requests. The selection is controlled by the CHSEL[2:0] bits in the DMA\_SxCR register.




Figure 35. Channel selection

The 8 requests from the peripherals (TIM, ADC, SPI, I2C, etc.) are independently connected to each channel and their connection depends on the product implementation.

See the following table(s) for examples of DMA request mappings.

Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 0	SPI3_RX		SPI3_RX	SPI2_RX	SPI2_TX	SPI3_TX		SPI3_TX
Channel 1	I2C1_RX		TIM7_UP		TIM7_UP	I2C1_RX	I2C1_TX	I2C1_TX
Channel 2	TIM4_CH1		I2S3_EXT_ RX	TIM4_CH2	I2S2_EXT_ TX	I2S3_EXT_ TX	TIM4_UP	TIM4_CH3
Channel 3	I2S3_EXT_ RX	TIM2_UP TIM2_CH3	I2C3_RX	I2S2_EXT_ RX	12C3_TX	TIM2_CH1	TIM2_CH2 TIM2_CH4	TIM2_UP TIM2_CH4
Channel 4	UART5_RX	USART3_RX	UART4_RX	USART3_TX	UART4_TX	USART2_RX	USART2_TX	UART5_TX
Channel 5	UART8_TX <sup>(1)</sup>	UART7_TX <sup>(1)</sup>	TIM3_CH4 TIM3_UP	UART7_RX <sup>(1)</sup>	TIM3_CH1 TIM3_TRIG	TIM3_CH2	UART8_RX <sup>(1)</sup>	TIM3_CH3

Table 42. DMA1 request mapping

DMA controller (DMA) RM0090

Table 42. DMA1 request mapping (continued	Table 42.	DMA1	request	mapping	(continued
---	-----------	------	---------	---------	------------

Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 6	TIM5_CH3 TIM5_UP	TIM5_CH4 TIM5_TRIG	TIM5_CH1	TIM5_CH4 TIM5_TRIG	TIM5_CH2		TIM5_UP	
Channel 7		TIM6_UP	I2C2_RX	I2C2_RX	USART3_TX	DAC1	DAC2	I2C2_TX

<sup>1.</sup> These requests are available on STM32F42xxx and STM32F43xxx only.

Table 43. DMA2 request mapping

Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 0	ADC1	SAI1_A <sup>(1)</sup>	TIM8_CH1 TIM8_CH2 TIM8_CH3	SAI1_A <sup>(1)</sup>	ADC1	SAI1_B <sup>(1)</sup>	TIM1_CH1 TIM1_CH2 TIM1_CH3	
Channel 1		DCMI	ADC2	ADC2	SAI1_B <sup>(1)</sup>	SPI6_TX <sup>(1)</sup>	SPI6_RX <sup>(1)</sup>	DCMI
Channel 2	ADC3	ADC3		SPI5_RX <sup>(1)</sup>	SPI5_TX <sup>(1)</sup>	CRYP_OUT	CRYP_IN	HASH_IN
Channel 3	SPI1_RX		SPI1_RX	SPI1_TX		SPI1_TX		
Channel 4	SPI4_RX <sup>(1)</sup>	SPI4_TX <sup>(1)</sup>	USART1_RX	SDIO		USART1_RX	SDIO	USART1_TX
Channel 5		USART6_RX	USART6_RX	SPI4_RX <sup>(1)</sup>	SPI4_TX <sup>(1)</sup>		USART6_TX	USART6_TX
Channel 6	TIM1_TRIG	TIM1_CH1	TIM1_CH2	TIM1_CH1	TIM1_CH4 TIM1_TRIG TIM1_COM	TIM1_UP	TIM1_CH3	
Channel 7		TIM8_UP	TIM8_CH1	TIM8_CH2	TIM8_CH3	SPI5_RX <sup>(1)</sup>	SPI5_TX <sup>(1)</sup>	TIM8_CH4 TIM8_TRIG TIM8_COM

<sup>1.</sup> These requests are available on STM32F42xxx and STM32F43xxx.

## 10.3.4 Arbiter

An arbiter manages the 8 DMA stream requests based on their priority for each of the two AHB master ports (memory and peripheral ports) and launches the peripheral/memory access sequences.

Priorities are managed in two stages:

- Software: each stream priority can be configured in the DMA\_SxCR register. There are four levels:
  - Very high priority
  - High priority
  - Medium priority
  - Low priority
- Hardware: If two requests have the same software priority level, the stream with the lower number takes priority over the stream with the higher number. For example, Stream 2 takes priority over Stream 4.