Distributed and Parallel Computing Lecture 05

Alan P. Sexton

University of Birmingham

Spring 2018

Running Remotely

The following assumes you want to compile on one machine and run on one of the GPU machines in the School lab. This only works on Linux distributions (I assume Ubuntu 16.04)

- From another school machine, do not install anything
- From your own machine, must have the same version of the CUDA toolkit as on the School Lab machines: 8.0 GA2
 - https://developer.nvidia.com/cuda-toolkit-archive
 - I advise installing the *network* installer
 - If you have an NVidia gpu in your machine, you can follow the instructions given:

```
sudo dpkg -i cuda-repo-1604_8.0.61-1_amd64.deb
sudo apt-get update
sudo apt-get install cuda
```

• If you do NOT have an NVidia gpu, or if you do not want to override your video driver, replace the last line above with:

```
\verb"sudo" apt-get" in stall cuda-toolkit-8-0"
```

This installs everything except the video drivers

Running Remotely

 To run nsight, you need to be running the Oracle (not OpenJDK) Java version 1.7 or 1.8. It does not run with version 9. Note that there is no problem having multiple versions of the Java JDK on your system and switching between them as needed

 All malloc, cudaMalloc and cudaMemcpy in bytes, all array allocation, indexing in type size (usually 4 byte words)

- All malloc, cudaMalloc and cudaMemcpy in bytes, all array allocation, indexing in type size (usually 4 byte words)
- Reading kernel code as if it were only going to be executed by a single thread

- All malloc, cudaMalloc and cudaMemcpy in bytes, all array allocation, indexing in type size (usually 4 byte words)
- Reading kernel code as if it were only going to be executed by a single thread
- Read/Write race conditions e.g. a kernel that is run with multiple threads:

- All malloc, cudaMalloc and cudaMemcpy in bytes, all array allocation, indexing in type size (usually 4 byte words)
- Reading kernel code as if it were only going to be executed by a single thread
- Read/Write race conditions e.g. a kernel that is run with multiple threads:

 Accessing past the end (or before the beginning) of an allocated array

- All malloc, cudaMalloc and cudaMemcpy in bytes, all array allocation, indexing in type size (usually 4 byte words)
- Reading kernel code as if it were only going to be executed by a single thread
- Read/Write race conditions e.g. a kernel that is run with multiple threads:

- Accessing past the end (or before the beginning) of an allocated array
- Omitting necessary barrier synchronisations

- All malloc, cudaMalloc and cudaMemcpy in bytes, all array allocation, indexing in type size (usually 4 byte words)
- Reading kernel code as if it were only going to be executed by a single thread
- Read/Write race conditions e.g. a kernel that is run with multiple threads:

- Accessing past the end (or before the beginning) of an allocated array
- Omitting necessary barrier synchronisations
- Confusion in cuda Memcpy: always copy h_A to or from d_A, never to or from d B

- All malloc, cudaMalloc and cudaMemcpy in bytes, all array allocation, indexing in type size (usually 4 byte words)
- Reading kernel code as if it were only going to be executed by a single thread
- Read/Write race conditions e.g. a kernel that is run with multiple threads:

- Accessing past the end (or before the beginning) of an allocated array
- Omitting necessary barrier synchronisations
- Confusion in cuda Memcpy: always copy h_A to or from d_A, never to or from d_B
- Round-off errors

Coalesced Global Memory Access

Global memory accesses occur in *memory transactions* or *bursts* of size 32, 64 or 128 bytes.

- Each memory transaction takes nearly the same amount of time
- Thus reading or writing 8, 16 or 32 words, assuming those reads or writes are appropriately aligned, take approximately the same amount of time as reading a single word.
- So long as the consecutive threads in a warp read consecutive words, only 1 memory transaction is required.
- If consecutive threads read non-consecutive words, then each read requires a separate memory transaction ⇒ strided access is much worse than consecutive access
- Array of Structs (AoS) vs Struct of Arrays (SoA)
- Specially important for 2- or 3- dimensional arrays

Shared Memory Banks

Shared memory accesses are approximately 2 orders of magnitude faster than global memory accesses

- Shared Memory in GPUs of compute capability 2.0 or better is divided into 32 equally sized banks
- Shared memory is organised so that 32 consecutive memory word accesses are spread over all 32 banks, one word from each
- On devices of compute capability 3.0 or higher, the banks can be configured to be organised by double, instead of single word.
- Simultaneous access (by different threads in the same warp) to different banks can be serviced simultaneously (4 cycles for a read or write)
- Simultaneous access to the same bank must be serialised
- Exception: simultaneous read of the same address by all threads in the warp can be serviced simultaneously (broadcast)
- Exception: simultaneous read of the same address by some number of threads in the warp can be serviced simultaneously (compute capability 2.0+ multicast)

We frequently need to implement a read-modify-write operation in parallel:

```
A[index] += 1;
```

If multiple threads might be trying to do such an operation on the same memory location, then we have to avoid read/write races.

We frequently need to implement a read-modify-write operation in parallel:

```
A[index] += 1;
```

If multiple threads might be trying to do such an operation on the same memory location, then we have to avoid read/write races.

There are a number of options:

Restructure our code using __syncthreads() to enforce serialised access to the memory location

We frequently need to implement a read-modify-write operation in parallel:

```
A[index] += 1;
```

If multiple threads might be trying to do such an operation on the same memory location, then we have to avoid read/write races.

- Restructure our code using __syncthreads() to enforce serialised access to the memory location
- Restructure our code so that different threads collect updates locally until complete and then a single thread collates the results and updates the target memory location.

We frequently need to implement a read-modify-write operation in parallel:

```
A[index] += 1;
```

If multiple threads might be trying to do such an operation on the same memory location, then we have to avoid read/write races.

- Restructure our code using __syncthreads() to enforce serialised access to the memory location
- Restructure our code so that different threads collect updates locally until complete and then a single thread collates the results and updates the target memory location.
- We use an atomic operation atomicAdd(&(A[index]),1)

We frequently need to implement a read-modify-write operation in parallel:

```
A[index] += 1;
```

If multiple threads might be trying to do such an operation on the same memory location, then we have to avoid read/write races.

- Restructure our code using __syncthreads() to enforce serialised access to the memory location
- Restructure our code so that different threads collect updates locally until complete and then a single thread collates the results and updates the target memory location.
- We use an atomic operation atomicAdd(&(A[index]),1)
- ullet Atomic operations *serialise* access to the memory location \Rightarrow limits parallelism

We frequently need to implement a read-modify-write operation in parallel:

```
A[index] += 1;
```

If multiple threads might be trying to do such an operation on the same memory location, then we have to avoid read/write races.

- Restructure our code using __syncthreads() to enforce serialised access to the memory location
- Restructure our code so that different threads collect updates locally until complete and then a single thread collates the results and updates the target memory location.
- We use an atomic operation atomicAdd(&(A[index]),1)
- Atomic operations serialise access to the memory location ⇒ limits parallelism
- http://docs.nvidia.com/cuda/ cuda-c-programming-guide/#atomic-functions