
















# DAC VOLTAGE GAIN









# DAC VOLTAGE OFFSET









Box plot showing the distribution of the number of cycles (ccg) for four conditions: 8 (ccg1), 9 (ccg2), 10 (drift), and 11 (ccg3). The y-axis represents the number of cycles, ranging from 2752 to 2758. The x-axis labels are 8 (ccg1), 9 (ccg2), 10 (drift), and 11 (ccg3). Each box plot shows the median (orange line), the interquartile range (black box), and the range (black whiskers). Outliers are shown as open circles. For condition 8, there is one outlier at approximately 2752. For condition 11, there is one outlier at approximately 2753.









# ADC U LOAD OFFSET









# ADC U REGULATOR GAIN









# ADC U REGULATOR OFFSET



# ADC I MON GAIN









# ADC | MON OFFSET





# DAC CURRENT GAIN



# DAC CURRENT OFFSET

