

Even Parity Generator

Let us assume that a 3-bit message is to be transmitted with an even parity bit. Let the three inputs A, B and C are applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to generate the even parity bit P.

The figure below shows the truth table of even parity generator in which 1 is placed as parity bit in order to make all 1s as even when the number of 1s in the truth table is odd.

The figure below shows the truth table of even parity generator in which 1 is placed as parity bit in order to make all 1s as even when the number of 1s in the truth table is odd.

3-bit message			Even parity bit generator (P)
A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

The K-map simplification for 3-bit message even parity generator is

BC		00	01	11	10
A					
00		0	1	0	1
01		1	0	1	0

A \ BC	00	01	11	10
	0	1	3	2
00	0	1	0	1
01	1	0	1	0

From the above truth table, the simplified expression of the parity bit can be written as

$$P = \bar{A} \bar{B} C + \bar{A} B \bar{C} + A \bar{B} \bar{C} + A B C$$


$$= \bar{A} (\bar{B} C + \underline{B} \bar{C}) + A (\bar{B} \bar{C} + B C)$$

$$= \bar{A} (B \oplus C) + A (\overline{B \oplus C})$$

$$P = A \oplus B \oplus C$$

The above expression can be implemented by using two Ex-OR gates. The logic diagram of even parity generator with two Ex – OR gates is shown below. The three bit message along with the parity generated by this circuit which is transmitted to the receiving end where parity checker circuit checks whether any error is present or not.

To generate the even parity bit for a 4-bit data, three Ex-OR gates are required to add the 4-bits and their sum will be the parity bit.



Q:- Design a parity generator using basic gates to produce digital words with odd parity.
Assume the input to be three bits binary words?

Soln:-

B_2	B_1	B_0	Odd parity bit
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Karnaugh

Truth Table for B_2, B_1, B_0 :

$B_2 \backslash B_1 B_0$	00	01	11	10
0	1	0	1	0
1	0	1	0	1

Groupings and corresponding expressions:

- Group 1 (Top-left): $\overline{B_2} \overline{B_1} \overline{B_0}$
- Group 2 (Top-right): $\overline{B_2} B_1 B_0$
- Group 3 (Bottom-left): $B_2 \overline{B_1} B_0$
- Group 4 (Bottom-right): $B_2 B_1 \overline{B_0}$

$$\Rightarrow \overline{B_2} \overline{B_1} \overline{B_0} + \overline{B_2} B_1 B_0 + B_2 \overline{B_1} B_0 + B_2 B_1 \overline{B_0}$$

$$\Rightarrow \overline{B_2} (\overline{B_1} \overline{B_0} + B_1 B_0) + B_2 (\overline{B_1} B_0 + B_1 \overline{B_0})$$

$$\Rightarrow \overline{B_2} (\overline{B_1 \oplus B_0}) + B_2 (B_1 \oplus B_0)$$


$$\Rightarrow B_2 \odot B_1 \oplus B_0$$

$$\{ \overline{B_2} \overline{X} + B_2 X \}$$

$$\{ B_2 \odot X \}$$


$$P = B_2 \odot (B_1 \oplus B_0)$$

Logic diagram:-




MUX

A multiplexer is best defined as a combinational logic circuit that acts as a switcher for multiple inputs to a single common output line. Also known as "MUX" it delivers either digital or analog signals at a higher speed on a single line and in one shared device but then recovers the separate signals at the receiving end. An MUX has a maximum of 2^n (two raised to n) data inputs. One of the inputs is connected to the output based on the value of the selection lines. There will be 2^n possible combinations of 1s and 0s since there are 'n' selection lines.



2:1 Mux




(b)


S	Y
0	I_0
1	I_1

Equation (2:1) Mux


$$Y = \bar{S}I_0 + SI_1$$



4:1 Mux




HOW DOES A MULTIPLEXER WORK?



In this figure, the switch has four inputs with one output pin and you can select based on the signal given. It demonstrates the three basic parts of any multiplexer namely the input pins, output pins, and control signals.

- **Input Pins** – these are all the available input signals from which the best required signal has to be selected. It can be analog or digital.
- **Output Pin** – the chosen input signal will be provided by the output pin.
- **Control/Selection Pin** – this selects the input pin signal. The number of control pins depends on the number of input pins.




Any of the four inputs will be connected to the output based on the combination present at these two selection lines.

Selection Lines		Output
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Truth Table of 4x1 Multiplexer

$$Y = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$$

Given the Boolean function, we can implement the 4×1 multiplexer using inverters in this circuit diagram.



Selection Lines		Output
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Circuit Diagram of 4×1 Multiplexer

8:1 Mux

8X1 Multiplexer

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7



$$Y = \overline{S_2}\overline{S_1}\overline{S_0}I_0 + \overline{S_2}\overline{S_1}S_0I_1 + \overline{S_2}S_1\overline{S_0}I_2 + \overline{S_2}S_1S_0I_3 + \\ S_2\overline{S_1}\overline{S_0}I_4 + S_2\overline{S_1}S_0I_5 + S_2S_1\overline{S_0}I_6 + S_2S_1S_0I_7$$


De-multiplexer(De-Mux)

A De-multiplexer is a combinational circuit that has only 1 input line and 2^N output lines. Simply, the multiplexer is a single-input and multi-output combinational circuit. The information is received from the single input lines and directed to the output line. On the basis of the values of the selection lines, the input will be connected to one of these outputs. De-multiplexer is opposite to the multiplexer.


1×2 De-multiplexer:

In the 1 to 2 De-multiplexer, there are only two outputs, i.e., Y_0 , and Y_1 , 1 selection lines, i.e., S_0 , and single input, i.e., A . On the basis of the selection value, the input will be connected to one of the outputs. The block diagram and the truth table of the 1×2 multiplexer are given below.

Block Diagram:




Block Diagram:



Truth Table:

INPUTS		Output	
S ₀		Y ₁	Y ₀
0		0	A
1		A	0


Logical circuit of the above expressions is given below:




1×4 De-multiplexer:

In 1 to 4 De-multiplexer, there are total of four outputs, i.e., Y_0 , Y_1 , Y_2 , and Y_3 , 2 selection lines, i.e., S_0 and S_1 and single input, i.e., A . On the basis of the combination of inputs which are present at the selection lines S_0 and S_1 , the input is connected to one of the outputs. The block diagram and the truth table of the 1×4 multiplexer are given below.

Block Diagram:



Block Diagram:



Truth Table:

INPUTS		Output			
S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	A
0	1	0	0	A	0
1	0	0	A	0	0
1	1	A	0	0	0

The logical expression of the term Y is as follows:

$$Y_0 = S_1' S_0' A$$

$$Y_1 = S_1' S_0 A$$

$$Y_2 = S_1 S_0' A$$

$$Y_3 = S_1 S_0 A$$

The logical expression of the term Y is as follows:


$$Y_0 = S_1' S_0' A$$

$$Y_1 = S_1' S_0 A$$

$$Y_2 = S_1 S_0' A$$

$$Y_3 = S_1 S_0 A$$

Logical circuit of the above expressions is given below:




1:8 Demux

1×8 De-multiplexer

In 1 to 8 De-multiplexer, there are total of eight outputs, i.e., Y_0 , Y_1 , Y_2 , Y_3 , Y_4 , Y_5 , Y_6 , and Y_7 , 3 selection lines, i.e., S_0 , S_1 and S_2 and single input, i.e., A . On the basis of the combination of inputs which are present at the selection lines S^0 , S^1 and S_2 , the input will be connected to one of these outputs. The block diagram and the truth table of the 1×8 de-multiplexer are given below.

Block Diagram:



Truth Table:

INPUTS			Output							
S ₂	S ₁	S ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0	0	0	A
0	0	1	0	0	0	0	0	0	A	0
0	1	0	0	0	0	0	0	A	0	0
0	1	1	0	0	0	0	A	0	0	0
1	0	0	0	0	0	A	0	0	0	0
1	0	1	0	0	A	0	0	0	0	0
1	1	0	0	A	0	0	0	0	0	0
1	1	1	A	0	0	0	0	0	0	0

Truth Table:

INPUTS			Output							
S ₂	S ₁	S ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0	0	0	A
0	0	1	0	0	0	0	0	0	A	0
0	1	0	0	0	0	0	0	A	0	0
0	1	1	0	0	0	0	A	0	0	0
1	0	0	0	0	0	A	0	0	0	0
1	0	1	0	0	A	0	0	0	0	0
1	1	0	0	A	0	0	0	0	0	0
1	1	1	A	0	0	0	0	0	0	0

The logical expression of the term Y is as follows:

$Y_0 = S_0'.S_1'.S_2'.A$

$Y_1 = S_0.S_1'.S_2'.A$

$Y_2 = S_0'.S_1.S_2'.A$

$Y_3 = S_0.S_1.S_2'.A$


$Y_4 = S_0'.S_1'.S_2.A$

$Y_5 = S_0.S_1'.S_2.A$

$Y_6 = S_0'.S_1.S_2.A$

$Y_7 = S_0.S_1.S_3.A$

Logical circuit of the above expressions is given below:



The logical expression of the term Y is as follows:

$$Y_0 = S_0' . S_1' . S_2' . A$$

$$Y_1 = S_0 . S_1' . S_2' . A$$

$$Y_2 = S_0' . S_1 . S_2' . A$$

$$Y_3 = S_0 . S_1 . S_2' . A$$

$$Y_4 = S_0' . S_1' . S_2 . A$$

$$Y_5 = S_0 . S_1' . S_2 . A$$

$$Y_6 = S_0' . S_1 . S_2 . A$$

$$Y_7 = S_0 . S_1 . S_2 . A$$

function implementation using Mux

Implement the logic function $Y(A, B, C) = \sum m(0, 1, 3, 5, 7)$


using

- 8:1 Mux
- 4:1 Mux
- 2:1 Mux

Solution:-

Decimal	Selection line			Input to mux	Select Minterm for output Y
	$S_2 = A$	$S_1 = B$	$S_0 = C$		
0	0	0	0	I_0	1
1	0	0	1	I_1	1
2	0	1	0	I_2	0
3	0	1	1	I_3	1
4	1	0	0	I_4	0
5	1	0	1	I_5	1
6	1	1	0	I_6	0
7	1	1	1	I_7	1

Implementation using 8:1 mux



Solution:-

Decimal	Selection line			Input to mux	Select Minterm for output Y
	$S_2 = A$	$S_1 = B$	$S_0 = C$		
0	0	0	0	A_0	1
1	0	0	1	A_1	1
2	0	1	0	A_2	0
3	0	1	1	A_3	1
4	1	0	0	A_4	0
5	1	0	1	A_5	1
6	1	1	0	A_6	0
7	1	1	1	A_7	1


Using 4:1 Mux

(v)

	A_0	A_1	A_2	A_3
\overline{C}	0	2	4	6
C	1	3	5	7

\downarrow \downarrow \downarrow \downarrow
 1 C C C


$$Y(A, B, C) = \sum m(0, 1, 3, 5, 7)$$



Using 2:1 Mux

$$Y(A, B, C) = \sum m(0, 1, 3, 5, 7)$$


	A	B	C	Y
0	0	0	0	1
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1



Using 2:1 Mux

$$Y(A, B, C) = \sum m(0, 1, 3, 5, 7)$$


	A	B	C	Y
0	0	0	0	1
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1



$$\therefore Y(1) = C$$

Fig. (b)


Implementation using 2 : 1 MUX.



Multiplexer Design

Implementation of Higher Order MUX using Lower Order MUX:


4:1 MUX by 2:1 MUX



S1	S0	Y
0	0	l0
0	1	l1
1	0	l2
1	1	l3

$$\begin{array}{rcl} n = 4 & & \\ 4/2 = 2 & & \\ \swarrow & + & \\ 2/2 = 1 & & = 3 \end{array}$$


Special case: 8:1 mux using 4:1 mux




S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

$$\begin{aligned}
 n &= 8 \\
 8/4 &= 2 \\
 &\quad \swarrow + \\
 2/4 &= 0.5 \quad = 2.5
 \end{aligned}$$

8:1 mux



8:1 mux using 2:1 mux



s_2	s_1	s_0	
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	


$$\begin{array}{lcl}
 n = 8 & & \\
 8/2 = 4 & \xrightarrow{+} & \\
 4/2 = 2 & \xrightarrow{+} & = 7, (2 \times 1) \\
 2/2 = 1 & \xrightarrow{+} &
 \end{array}$$

Encoders

An Encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^n input lines and 'n' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2^n input lines with 'n' bits. It is optional to represent the enable signal in encoders.

4 to 2 Encoder

Let 4 to 2 Encoder has four inputs Y_3 , Y_2 , Y_1 & Y_0 and two outputs A_1 & A_0 . The block diagram of 4 to 2 Encoder is shown in the following figure.



At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output. The Truth table of 4 to 2 encoder is shown below.

At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output. The Truth table of 4 to 2 encoder is shown below.


Inputs				Outputs	
Y_3	Y_2	Y_1	Y_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

From Truth table, we can write the Boolean functions for each output as

$$A_1 = Y_3 + Y_2$$

$$A_0 = Y_3 + Y_1$$


We can implement the above two Boolean functions by using two input OR gates. The circuit diagram of 4 to 2 encoder is shown in the following figure.



The above circuit diagram contains two OR gates. These OR gates encode the four inputs with two bits

Octal to Binary Encoder

Octal to binary Encoder has eight inputs, Y_7 to Y_0 and three outputs A_2 , A_1 & A_0 . Octal to binary encoder is nothing but 8 to 3 encoder. The block diagram of octal to binary Encoder is shown in the following figure.



At any time, only one of these eight inputs can be '1' in order to get the respective binary code. The Truth table of octal to binary encoder is shown below.

From Truth table, we can write the Boolean functions for each output as


$$A_2 = Y_7 + Y_6 + Y_5 + Y_4$$

$$A_1 = Y_7 + Y_6 + Y_3 + Y_2$$

$$A_0 = Y_7 + Y_5 + Y_3 + Y_1$$

We can implement the above Boolean functions by using four input OR gates. The circuit diagram of octal to binary encoder is shown in the following figure.

We can implement the above Boolean functions by using four input OR gates. The circuit diagram of octal to binary encoder is shown in the following figure.




The above circuit diagram contains three 4-input OR gates. These OR gates encode the eight inputs with three bits.

Decoder is a combinational circuit that has 'n' input lines and maximum of 2^n output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the min terms of 'n' input variables *lines* , when it is enabled.

2 to 4 Decoder

Let 2 to 4 Decoder has two inputs A_1 & A_0 and four outputs Y_3 , Y_2 , Y_1 & Y_0 . The block diagram of 2 to 4 decoder is shown in the following figure.



One of these four outputs will be '1' for each combination of inputs when enable, E is '1'. The Truth table of 2 to 4 decoder is shown below.

One of these four outputs will be '1' for each combination of inputs when enable, E is '1'. The Truth table of 2 to 4 decoder is shown below.

Enable		Inputs		Outputs			
E		A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0		x	x	0	0	0	0
1		0	0	0	0	0	1
1		0	1	0	0	1	0
1		1	0	0	1	0	0
1		1	1	1	0	0	0

From Truth table, we can write the Boolean functions for each output as

$$Y_3 = E \cdot A_1 \cdot A_0$$

$$Y_2 = E \cdot A_1 \cdot A_0'$$

$$Y_1 = E \cdot A_1' \cdot A_0$$

$$Y_0 = E \cdot A_1' \cdot A_0'$$





3-to-8 Binary Decoder



Truth Table:

x	y	z	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



Implementation of Higher-order Decoders

Now, let us implement the following two higher-order decoders using lower-order decoders.

- 3 to 8 decoder

3 to 8 Decoder

In this section, let us implement 3 to 8 decoder using 2 to 4 decoders. We know that 2 to 4 Decoder has two inputs, A_1 & A_0 and four outputs, Y_3 to Y_0 . Whereas, 3 to 8 Decoder has three inputs A_2 , A_1 & A_0 and eight outputs, Y_7 to Y_0 .

We can find the number of lower order decoders required for implementing higher order decoder using the following formula.

$$\text{Required number of lower order decoders} = \frac{m_2}{m_1}$$

Where,


m_1 is the number of outputs of lower order decoder.

m_2 is the number of outputs of higher order decoder.

Here, $m_1 = 4$ and $m_2 = 8$. Substitute, these two values in the above formula.


$$\text{Required number of 2 to 4 decoders} = \frac{8}{4} = 2$$

Therefore, we require two 2 to 4 decoders for implementing one 3 to 8 decoder. The block diagram of 3 to 8 decoder using 2 to 4 decoders is shown in the following figure.



The parallel inputs A_1 & A_0 are applied to each 2 to 4 decoder. The complement of input A_2 is connected to Enable, E of lower 2 to 4 decoder in order to get the outputs, Y_3 to Y_0 . These are the lower four min terms. The input, A_2 is directly connected to Enable, E of upper 2 to 4 decoder in order to get the outputs, Y_7 to Y_4 . These are the higher four min terms.

Therefore, we require two 2 to 4 decoders for implementing one 3 to 8 decoder. The block diagram of 3 to 8 decoder using 2 to 4 decoders is shown in the following figure.




The parallel inputs A_1 & A_0 are applied to each 2 to 4 decoder. The complement of input A_2 is connected to Enable, E of lower 2 to 4 decoder in order to get the outputs, Y_3 to Y_0 . These are the lower four min terms. The input, A_2 is directly connected to Enable, E of upper 2 to 4 decoder in order to get the outputs, Y_7 to Y_4 . These are the higher four min terms.

Full Adder using Multiplexer


Inputs			Outputs	
A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S(A,B,C_{in}) = \sum(1,2,4,7)$$

$$C_{out}(A,B,C_{in}) = \sum(3,5,6,7)$$



$$S(A,B,C_{in}) = \sum(1,2,4,7)$$




Full Adder using Multiplexer


Inputs			Outputs	
A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S(A,B,C_{in}) = \sum(1,2,4,7)$$

$$C_{out}(A,B,C_{in}) = \sum(3,5,6,7)$$



$$C_{out}(A,B,C_{in}) = \sum(3,5,6,7)$$




Full adder using Decoder

Truth Table:-

A	B	Cin	S	Co	
0	0	0	0	0	m_0
0	0	1	1	0	m_1
0	1	0	1	0	m_2
0	1	1	0	1	m_3
1	0	0	1	0	m_4
1	0	1	0	1	m_5
1	1	0	0	1	m_6
1	1	1	1	1	m_7

$$F_s = \sum(m_1, m_2, m_4, m_7)$$

$$F_{Co} = \sum(m_3, m_5, m_6, m_7)$$




Full adder using Decoder

Truth Table:-

A	B	C _{in}	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$F_s = \sum(m_1, m_2, m_4, m_7)$$

$$F_{C_o} = \sum(m_3, m_5, m_6, m_7)$$



The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory so output can vary based on input. This type of circuits uses previous input, output, clock and a memory element.

Block diagram



Difference between the combinational circuits and sequential circuits are given below

Combinational Circuits		Sequential Circuits
1)	The outputs of the combinational circuit depend only on the present inputs.	The outputs of the sequential circuits depend on both present inputs and present state(previous output).
2)	The feedback path is not present in the combinational circuit.	The feedback path is present in the sequential circuits.
3)	In combinational circuits, memory elements are not required.	In the sequential circuit, memory elements play an important role and require.
4)	The clock signal is not required for combinational circuits.	The clock signal is required for sequential circuits.

clock signal

The clock signal is a timing signal. Every sequential ~~signal~~ will have this timing signal applied.

[2] clock is a rectangular signal & it repeats it after every T seconds.



Triggering:

Type of Triggering

Level triggering

Edge Triggering
positive edge trigger
negative edge trigger

Types of Triggering


These are two types of triggering in sequential circuits:

Level triggering

The logic High and logic Low are the two levels in the clock signal. In level triggering, when the clock pulse is at a particular level, only then the circuit is activated. There are the following types of level triggering:


Positive level triggering

In a positive level triggering, the signal with Logic High occurs. So, in this triggering, the circuit is operated with such type of clock signal. Below is the diagram of positive level triggering:



Negative level triggering

In negative level triggering, the signal with Logic Low occurs. So, in this triggering, the circuit is operated with such type of clock signal. Below is the diagram of Negative level triggering:




Edge triggering

In clock signal of edge triggering, two types of transitions occur, i.e., transition either from Logic Low to Logic High or Logic High to Logic Low.

Based on the transitions of the clock signal, there are the following types of edge triggering:


Positive edge triggering

The transition from Logic Low to Logic High occurs in the clock signal of positive edge triggering. So, in positive edge triggering, the circuit is operated with such type of clock signal. The diagram of positive edge triggering is given below.



Negative edge triggering

The transition from Logic High to Logic low occurs in the clock signal of negative edge triggering. So, in negative edge triggering, the circuit is operated with such type of clock signal. The diagram of negative edge triggering is given below.



Poll

1. In Sequential circuits the output states depend upon
 - A. Past input states
 - B. Present input states
 - C. Present as well as past input
 - D. None of the above

1. In Sequential circuits the output states depend upon

- A. Past input states
- B. Present input states
- C. Present as well as past input
- D. None of the above

[View Answer](#)

C. Present as well as past input


Latch:

- 1) Latch is a sequential logic circuit which takes all its input continuously & will change its Q as soon as the input changes without waiting for clock ϕ .
- 2) It is capable of ^{holding} (latching) the information.
- 3) It has two output Q & \bar{Q} which are complement of each other.

NOR LATCH

Latches are building blocks of sequential circuits and these can be built from logic gates


$S \ R \ / \ Q \ \bar{Q} \ SR \ NOR \ \text{tabel}$
 00
 01
 10
 11




$S=0; R=1; Q=0; \bar{Q}=1$
 R_{ekL}

'keep more'

Vol
 $00 \rightarrow 1$
 $01 \rightarrow 0$
 $10 \rightarrow 0$
 $11 \rightarrow 0$





$S=1; R=0; Q=1; \bar{Q}=0$
 S_{ekL}



do assume previous state

$Q=0; \bar{Q}=1$

$Q=0; \bar{Q}=1$




$Q=0; \bar{Q}=0$
not possible


S	R	Q	\bar{Q}
0	0	Memory	
0	1	0	1
1	0	1	0
1	1	Invalid (Not used)	

SR NAND bkk

'0' → see & move




NAND




S	R	Q	Q ⁻	
0	0	Not used		Invalid
0	1	1	0	
1	0	0	1	
1	1	memory / No change		

①




[S=0; R=1; Q=1; Q⁻=0]

②




[S=1; R=0; Q=0; Q⁻=1]



Since both '1's assume previous state -

Because nothing is forced to 1.



Both forced to 1

$Q = \bar{Q} = 1$

Which is not possible at all.

Flip Flop


- Flip Flop is a sequential circuit which is used to store single bit of information at a time i.e., 0 or 1.
- Used:-Registers

SR FLIP FLOP


- SR Flip Flop is the set reset flip flop. It consist of SR latch with clock circuit.
- It may be positive edge triggered or negative edge triggered.
- Triggering is the process of change of state of flop by applying input signal.

①

S-R flip flop



positive edge triggered




(SR NAND Latch)

S^*	R^*	Q	\bar{Q}
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	NC No change	

Case I:-

$S=0, R=0, \text{clock} = \uparrow$




$S=0, R=0, \text{NC (No change)}$
(Memory)


Case II:-

$S=0$ & $R=1$, clock = \uparrow


$Q=0$, $\bar{Q}=1$ (Reset)



Case III:-



$$S = 1, R = 0, Q = 1, \bar{Q} = 0$$



clock	S	R	Q	\bar{Q}
↑	0	0	NC	NC
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	Invalid	

Reset
 Set

MCQ

3. The truth table for an S-R flip-flop has how many VALID entries?

- a) 1
- b) 2
- c) 3
- d) 4

MCQ

3. The truth table for an S-R flip-flop has how many VALID entries?

- a) 1
- b) 2
- c) 3
- d) 4

 View Answer

Answer: c

Explanation: The SR flip-flop actually has three inputs, Set, Reset and its current state. The Invalid or Undefined State occurs at both S and R being at 1.

MCQ

7. The logic circuits whose outputs at any instant of time depends only on the present input but also on the past outputs are called

-
- a) Combinational circuits
 - b) Sequential circuits



MCQ

- Answer: b

Explanation: In sequential circuits, the output signals are fed back to the input side.

D Flip Flop (Delay Flip Flop)

- It can be designed from S-R Flip Flop by putting an inverter or NOT gate in S- R Flip Flop.



Case I $\rightarrow D=1 \Rightarrow S=1; Q=0$
 $Q=1; \bar{Q}=0$
 (Set)

Case II $\rightarrow D=0 \Rightarrow S=0; R=1$
 $Q=0; \bar{Q}=1$
 (Reset)

clock	D	Q	State
↑	0	0	Reset
↑	1	1	Set
0	X	X	No change

clock	D	Q	State
↑	0	0	Reset
↑	1	1	Set
0	X	X	No change

S	R	Q	\bar{Q}
0	0	N	C
0	1	0	1
1	0	1	0
1	1	Invalid	

SR flip flop

MCQ

12. In S-R flip-flop, if $Q = 0$ the output is said to be _____

a) Set


b) Reset

MCQ

- Answer: b
- Explanation: In S-R flip-flop, if $Q = 0$ the output is said to be reset and set for $Q = 1$

J-K flip flop

①



SR NAND Latch

S^*	R^*	Q	\bar{Q}
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	No memory	

Case 1:- $CLK \rightarrow \uparrow$; $J=0$; $K=0$

$$R^* = 1 \text{ , } S^* = 1$$

Case 2:- $CK \rightarrow \uparrow$; $J=0$; $K=1$; $Q=0$; $\bar{Q}=1$ (Reset)

a) If suppose $Q=0$ & $\bar{Q}=1$

$$\left. \begin{aligned} S^* &= \overline{Q \cdot J \cdot CK} = 1 \\ R^* &= \overline{Q \cdot K \cdot CK} = 1 \end{aligned} \right\} \text{NC State}$$

& $Q=0$ & $\bar{Q}=1$ (Reset)

(b) If suppose $Q=1$ & $\bar{Q}=0$

$$S^* = \overline{0 \cdot 0 \cdot 1} = 1$$

$$R^* = \overline{1 \cdot 1 \cdot 1} = 0 \Rightarrow Q=0 \text{ & } \bar{Q}=1 \text{ (Reset)}$$

Case III:-

$$S^* = \overline{Q \cdot J \cdot CLK}$$

$$R^* = \overline{Q \cdot K \cdot CLK}$$

A) $J=1$; $K=0$; $CLK = \uparrow$; Suppose $Q=0$ & $\bar{Q}=1$ previous state

$$S^* = \overline{1 \cdot 1 \cdot 1} \Rightarrow 0$$

$$R^* = \overline{0 \cdot 0 \cdot 1} \Rightarrow 1$$

$$Q=1; \bar{Q}=0 \quad \uparrow \text{ Set } Q$$

B) $J=1$; $K=0$, $CLK = \uparrow$, Suppose $Q=1$; $\bar{Q}=0$

$$S^* = \overline{0 \cdot 1 \cdot 1} \Rightarrow 1$$

$$R^* = \overline{1 \cdot 0 \cdot 1} \Rightarrow 1$$

} NC (No change)
means

$$Q=1; \bar{Q}=0 \quad (\text{remains same})$$

Case IV; $CLK = \uparrow$; $T=1$, $K=1$

$$S^* = \overline{Q \cdot T \cdot CLK}$$

$$R^* = \overline{Q \cdot K \cdot CLK}$$

Previous state assume

$$Q=1; \bar{Q}=0$$

$$\left. \begin{aligned} S^* &= \overline{0 \cdot 1 \cdot 1} = 1 \\ R^* &= \overline{1 \cdot 1 \cdot 1} = 0 \end{aligned} \right\} \begin{aligned} &Q=0 \text{ \& } \bar{Q}=1 \\ &\text{Reset} \end{aligned}$$

$$Q_{n+1} = 0 \text{ \& } \bar{Q}_{n+1} = 1$$

$$Q_{n+1} = \bar{Q}_n$$

$$Q=0 \text{ \& } \bar{Q}=1$$

$$\left. \begin{aligned} S^* &= \bar{T} = 0 \\ R^* &= 1 \end{aligned} \right\} \text{SET}$$

$$Q=1; \bar{Q}=0$$

$$Q_{n+1} = 1 \text{ (} \bar{Q}_n \text{)}$$

(Toggle)



(14)

Clock	J	K	Q_{n+1} $Q_1 P$	\bar{Q}_{n+1} $\bar{Q}_1 \bar{P}$	State
↑	0	0	NL	NL	Hold
↑	0	1	0	1	set
↑	1	0	1	0	set
↑	1	1	0	0	Toggle

Thus as long as $J=K=1$; the output will keep toggling indefinitely.
 This multiple toggling in JK is called Race around condition.

T-ff (Toggle Flip Flop)

Toggle flip flop is basically a JK flip flop with J & K terminals permanently connected together. It has only one input T.



JK ff is converted to T flip

Logic symbol of positive edge triggered T flip flop

Case 1: if $T=0$; $J=0$; $K=0$

if $T=1$; $J=1$; $K=1$ all will toggle
to every leading edge of clock signal.

Trigger $\frac{0}{1}$ K_{clock}

NC

clk	T	Q_n	Q_{n+1}
↑	1	\bar{Q}_n	Q_n
↑	0	Q_n	\bar{Q}_n

Toggle
corresponding

Truth Table, Characteristic Table and Excitation Table(D-Flip Flop)

T.T

D flip flop

clk	D	Q _{n+1}
✓ 1	0	0 ✓
1	1	1 ✓
0	x	Q _n

Characteristic Table(D Flip Flop)

C.T.


PS		NS	
Q_n	D	Q_{n+1}	Q_{n+1}
0	0	0	0
0	1	1	0
1	0	0	1
1	1	1	1

Excitation Table(D Flip Flop)

E.T

Q_n	Q_{n+1}	D_n
0	0	0
0	1	1
1	0	0
1	1	1

Truth Table, Characteristic Table and Excitation Table(T-Flip Flop)



A handwritten truth table for a T-Flip Flop on a piece of paper. The table has three columns: 'T', 'Q_{n+1}', and a descriptive column. The 'T' column has values 0, 1, 0, 1. The 'Q_{n+1}' column has values 0, Q_n (labeled 'no change'), $\overline{Q_n}$ (labeled 'toggle'), and Q_n. The descriptive column contains the text 'no change' and 'toggle' in parentheses. There is a blue ink mark in the top left corner of the table area.

T	Q _{n+1}	
0	0	
1	Q _n	(no change)
0	$\overline{Q_n}$	(toggle)
1	Q _n	

Characteristic Table(T Flip Flop)

CT

$\overline{R} \swarrow \searrow T$

Q_n	T	Q_{n+1}	Q_{n+1}
0	0	$Q_n = 0$	0
0	1	$\overline{Q}_n = \overline{0} = 1$	1
1	0	$Q_n = 1$	1
1	1	$\overline{Q}_n \rightarrow \overline{1} \rightarrow 0$	0

Excitation Table(T-Flip Flop)

E.T (Excitation table)

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Truth Table, Characteristic Table and Excitation Table(SR Flip Flop)

C_{1k}	S	R	Q_{n+1}
1	0	0	Q_n (PS)
1	0	1	0
1	1	0	1
1	1	1	Invalid

NS-PS

Characteristic Table(SR Flip-Flop)

Characteristic Table

$Clock$	PS Q_n	S	R	NS Q_{n+1}	Q_{n+1}
1	0	0	0	NC $NS=PS$ $Q_{n+1}=Q_n=0$	0
1	0	0	1	0	0
1	0	1	0	1	1
1	0	1	1	Don't Care X (Forbidden)	X
1	1	0	0	$Q_{n+1}=Q_n=1$	1
1	1	0	1	0	0
1	1	1	0	1	1
1	1	1	1	X	X

Excitation Table(SR Flip-Flop)

Excitation table (PS to Sd flip)

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

(when 0 0 1)

Truth Table, Characteristic Table and Excitation Table(JK Flip Flop)

Truth Table

J. K

clk	J	K	Q _{n+1}
↑	0	0	Q _n (memory NC)
↑	0	1	0
↑	1	0	1
↑	1	1	Q _n toggle

Characteristic Table(JK Flip Flop)

Excitation Table

Characteristic Table

Q_n	J	K	Q_{n+1}	NC	Q_{n+1}
0	0	0	0	NC	0
0	0	1	0	0	0
0	1	0	1	1	1
0	1	1	1	Joggle $Q_n = \bar{Q} \rightarrow 1$	1
1	0	0	1	NC	1
1	0	1	0	0	0
1	1	0	1	1	1
1	1	1	0	Joggle $Q_n = \bar{Q} \rightarrow 0$	0

Excitation Table(JK Flip Flop)

~~Excitation~~
Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Conversion of Flip-Flops (JK Flip Flop to T Flip Flop)

J-K FLIP FLOP == EXCITATION TABLE ; T FLIP FLOP == CHARACTERISTIC TABLE

Conversion of J-K flip flop to T flip flop

Excitation table

① Characteristic of T-ff

Q_n	T	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	1	X	0
1	1	0	X	1

- ① Characteristic table
- ② Excitation table
- ③ Combine Characteristic & Excitation
- ④ Draw K-map

② Excitation table of J-K-ff

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

③

Standard K-map

$Q_n \backslash T$	0	1
0	0	0
1	x	x

$$\bar{J} = T$$


for J

for K

$Q_n \backslash T$	0	1
0	0	x
1	0	1

$$K = T$$


T



clock

Diagram

Draw the output waveform for the negative edge triggered T flip flop, if the clock and T input waveforms are follows:



Gated SR Latch

Symbol and Truth table :

The symbol and truth table of the gated S-R latch are as shown in Fig. 8.3.2(a) and (b) respectively.





Fig. 8.3.2(a) : Symbol for S - R latch


Inputs				Outputs		Comments
Case	Enable E	S	R	Q_{n+1}	\bar{Q}_{n+1}	
I	0	x	x	Q_n	\bar{Q}_n	No change as $E = 0$
II	1	0	0	Q_n	\bar{Q}_n	No change (NC)
III	1	0	1	0	1	Reset condition
IV	1	1	0	1	0	Set condition
V	1	1	1	Indeterminate		Avoid this condition

Fig. 8.3.2(b) : Truth table of gated S - R latch

Gated D Latch






Gated D Latch



Enable	D	Q(n)	Q(n+1)	STATE
1	0	x	0	RESET
1	1	x	1	SET
0	x	x	Q(n)	No Change

Gated SR Latch



Counter



Counters

Date

①

The digital circuit used for counting pulses is known as counter. It is a sequential circuit.

②

Counters are the important application of flip-flops.

③

It is a group of flip flop with a clock signal applied.

Counter

#

Types of Counters #

①
②

Asynchronous or ripple counter.
Synchronous counter

①


Asynchronous or ripple counters:-

In these counters external clock signal is applied to one flip-flop & then the output of preceding flip flop is connected to clock of next flip flop.

②

Synchronous Counters:- In synchronous counters all the flip-flops receive external clock pulse simultaneously.

2 Bit Asynchronous Counters (Ripple Counter)



A two bit asynchronous binary counter

- ① In the given fig, the no. of flip-flops are 2.
- ② Thus, the no. of bits will always be equal to no. of flip-flop.


- ① In the given fig, the no. of flip-flops are 2.
- ② Thus, the no. of bits will always be equal to no. of flip-flop.
- ③ External clock is applied to the clock input of first flip flop & QA (output) is applied to clock input of next flip-flop.

operation:- ① Initially both flip-flops are in
rest condition

$$Q_B Q_A = 00$$

① on first negative edge

① FF-A \rightarrow input 1 \rightarrow Toggle $\rightarrow Q_A$ from 0 to 1

② Q_A is connected as clock input to
FF-B. As Q_A is changing from 0 to 1 
positive edge. So no change in output of $Q_B = 0$

$$Q_B Q_A = 01$$

On 2nd falling edge of clock

②

① a, H-A again toggle \rightarrow input 1 & negative edge clock
 $\rightarrow Q_A \rightarrow 1 \text{ to } 0$

b) Q_A changes from 1 to 0 \searrow negative edge

c) Hence Q_B changes (toggle) $\Rightarrow Q_B \Rightarrow 0 \text{ to } 1$

$\nabla Q_B Q_A = 10$

On 3rd falling edge of clock

① a, On 3rd neg edge of clock \rightarrow ff-A toggle from 0 to 1
 $Q_A = 1$

b) Q_A 0 \rightarrow 1 positive edge

c) No change is $Q_B = 1$

~~$Q_B Q_A = 11$~~

On 4th negative clock edge

① ff-A toggle (input 1) & Q_A changes from 1 to 0


② $Q_A \rightarrow$ 1 \rightarrow 0 negative edge clock $Q_A = 0$


③ Q_B toggle from 1 to 0
 ~~$Q_B Q_A = 00$~~ $Q_B = 0$

No. of States = 2^n (n no. of flip flops)

Minimum Count = $2^n - 1$ ($2^2 - 1 = 3$)

class	a_n	a_n (LGI)	b_n
initially	0	0	0
1st	0	1	1
2nd	1	0	2
3rd	1	1	3
4th	0	0	0






2 Bit asynchronous

down Counter

Input	QA	QB (LSB)	
0	0	0	
clock 1 →	1	1	3 { QA → 0 to 1 $\overline{QA} \rightarrow 1$ to 0 $\overline{QA} \rightarrow 1$ to 0 $\overline{QA} \rightarrow 1$ to 0 }
clock 2 →	1	0	2 { QA → 1 to 0 $\overline{QA} \rightarrow 0$ to 1 }
clock 3 →	0	1	1 { QA → 0 to 1 $\overline{QA} \rightarrow 1$ to 0 }
clock 4 →	0	0	0 { QA → 1 to 0 $\overline{QA} \rightarrow 0$ to 1 }

3 bit Asynchronous down Counter

(2)




Initially

QC QB QA
0 0 0

3 bit Asynchronous down Counter

(2)



Initially

QA QB QC
0 0 0

clock \rightarrow
(7)

QA QB QC
1 1 1

$\left\{ \begin{array}{l} QA \rightarrow 0 \text{ to } 1 \text{ } \downarrow \\ \bar{QA} \rightarrow 1 \text{ to } 0 \text{ } \uparrow \end{array} \right.$
 $\left\{ \begin{array}{l} QB \rightarrow 0 \text{ to } 1 \text{ } \downarrow \\ \bar{QB} \rightarrow 1 \text{ to } 0 \text{ } \uparrow \end{array} \right.$
 $\left\{ \begin{array}{l} QC \rightarrow 0 \text{ to } 1 \text{ } \downarrow \\ \bar{QC} \rightarrow 1 \text{ to } 0 \text{ } \uparrow \end{array} \right.$

clock 2 →

(6)

$Q_C \quad Q_B \quad Q_A$
1 1 0

$\left\{ \begin{array}{l} Q_A \rightarrow 100; \bar{Q}_A \rightarrow 0101 \text{ NC} \\ Q_B \rightarrow \text{NC} \\ Q_C \rightarrow \text{NC} \end{array} \right\}$

clock 3 →

(5)

$Q_C \quad Q_B \quad Q_A$
1 0 1

$\left\{ \begin{array}{l} Q_A \rightarrow 0101; \bar{Q}_A \rightarrow 100 \\ Q_B \rightarrow 100; \bar{Q}_B \rightarrow 0101 \text{ NC} \\ Q_C \rightarrow \text{NC} \end{array} \right\}$

clock 4

(4)

$Q_C \quad Q_B \quad Q_A$
1 0 0

$\left\{ \begin{array}{l} Q_A \rightarrow 100; \bar{Q}_A \rightarrow 0101 \text{ NC} \\ Q_B \text{ NC}; Q_C \rightarrow \text{NC} \end{array} \right\}$

clock 5

(3)

$Q_C \quad Q_B \quad Q_A$
0 1 1

$\left\{ \begin{array}{l} Q_A \rightarrow 0101; \bar{Q}_A \rightarrow 100 \\ Q_B \rightarrow 0101; \bar{Q}_B \rightarrow 100 \\ Q_C \rightarrow 100 \end{array} \right\}$

clock 6 →

(2)

$Q_C \quad Q_B \quad Q_A$
0 1 0

$\left\{ \begin{array}{l} Q_A \rightarrow 100; \bar{Q}_A \rightarrow 0101 \\ Q_B \text{ NC}; Q_C = \text{NC} \end{array} \right\}$

clock 5

13

Q_A Q_B Q_C
0 1 1

$Q_A \rightarrow \text{ctrl}$ $\overline{Q_B} \rightarrow 100$ ✓
 $Q_B \rightarrow \text{ctrl}$; $\overline{Q_A} \rightarrow 100$ ✓
 $Q_C \rightarrow 100$

clock 6

12

Q_A Q_B Q_C
0 1 0

$Q_A \rightarrow 100$ $\overline{Q_B} \rightarrow \text{ctrl}$
 $Q_B \text{ nil} / Q_C = NC$

clock 7

11

Q_A Q_B Q_C
0 0 1

Q_A Q_B Q_C
0 0 0

clock 8

10

Modules of the Counter

①


The 2 bit ripple counter is called mod-4 & 3 bit ripple counter is called mod-8.

So n bit ripple counter is called modulo n counter.

$$\text{mod no} = 2^n$$

Q Design a mod-3 asynchronous counter using a 2 bit ripple counter?

Soln:- mod-3 counter is a counter having three states 00, 01, 10. After 10 it will be 11 and then back to 00.




As soon as flip flop reaches state 2, its next logic should produce 0 at clock clear all the FF so jump back to 0 state.

Q_1	Q_0	Y (010)
0	0	1
0	1	1
1	0	1
1	1	0


Valid state

Clear all FF




$$Y = \overline{Q_A} + \overline{Q_B}$$

$$Y \Rightarrow \overline{Q_A \cdot Q_B} \text{ NAND}$$



Mod 6 Asynchronous Counter

clock	Q_A	Q_B	Q_C	Count	γ
↓	0	0	0	0	1
↓	0	0	1	1	1
↓	0	1	0	2	1
↓	0	1	1	3	1
↓	1	0	0	4	1
↓	1	0	1	5	1
↓	1	1	0	6	0
↓	1	1	1	7	0



$$\gamma = \bar{Q}_A + \bar{Q}_B$$

$$\gamma \Rightarrow \overline{Q_A \cdot Q_B}$$

AND gate

logx'2'

clock

