Even Parity Generator


Let us assume that a 3-bit message is to be transmitted with an even parity bit. Let the three inputs A, B and C are applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to generate the even parity bit P.


The figure below shows the truth table of even parity generator in which 1 is placed as parity bit in order to make all 1s as even when the number of 1s in the truth table is odd.

The figure below shows the truth table of even parity generator in which 1 is placed as parity bit in order to make all 1s as even when the number of 1s in the truth table is odd.

3-	bit messa	ge	Even parity bit generator (P)
Α	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

The K-map simplification for 3-bit message even parity generator is





From the above truth table, the simplified expression of the parity bit can be written as

$$P = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} \overline{C} + A B C$$


$$= \overline{A} (\overline{B} C + \overline{B} \overline{C}) + A (\overline{B} \overline{C} + B C)$$

$$= \overline{A} (B \oplus C) + A (\overline{B \oplus C})$$

$$P = A \oplus B \oplus C$$

The above expression can be implemented by using two Ex-OR gates. The logic diagram of even parity generator with two Ex – OR gates is shown below. The three bit message along with the parity generated by this circuit which is transmitted to the receiving end where parity checker circuit checks whether any error is present or not.

To generate the even parity bit for a 4-bit data, three Ex-OR gates are required to add the 4-bits and their sum will be the parity bit.




parity generalor wing besit golds to ABEN BELLICH

BZ R, BU 强展的十强的的十强的, 80十强的, 80 B2 (BR+ RR)+ B(B, B0+ B, Ro) 3 (B, ORo) + B2 (B, ORo) O B ABO


P= B 0 (B, DR)

MUX


A multiplexer is best defined as a combinational logic circuit that acts as a switcher for multiple inputs to a single common output line. Also known as "MUX" it delivers either digital or analog signals at a higher speed on a single line and in one shared device but then recovers the separate signals at the receiving end. An MUX has a maximum of 2° (two raised to n) data inputs. One of the inputs is connected to the output based on the value of the selection lines. There will be 2° possible combinations of 1s and 0s since there are 'n' selection lines.




2:1 Mux



4:1 Mux




HOW DOES A MULTIPLEXER WORK?



In this figure, the switch has four inputs with one output pin and you can select based on the signal given. It demonstrates the three basic parts of any multiplexer namely the input pins, output pins, and control signals.

- Input Pins these are all the available input signals from which the best required signal has to eselected.
 It can be analog or digital.
- · Output Pin the chosen input signal will be provided by the output pin.
- Control/Selection Pin this selects the input pin signal. The number of control pins depends on the number of input pins.




Any of the four inputs will be connected to the output based on the combination present at these two selection lines.

Selection	Output	
S ₁	So	Υ
0	0	I _o
0	1	I ₁
1	0	l ₂
1	1	l ₃

Truth Table of 4×1 Multiplexer


Y=S1'S0'I0+S1'S0I1+S1S0'I2+S1S0I3


Given the Boolean function, we can implement the 4×1 multiplexer using inverters in this circuit diagram.



8:1 Mux

8XI Multiplexer






De-multiplexer(De-Mux)

A De-multiplexer is a combinational circuit that has only 1 input line and 2^N output lines. Simply, the multiplexer is a single-input and multi-output combinational circuit. The information is received from the single input lines and directed to the output line. On the basis of the values of the selection lines, the input will be connected to one of these outputs. De-multiplexer is opposite to the multiplexer.


1×2 De-multiplexer:

In the 1 to 2 De-multiplexer, there are only two outputs, i.e., Y_0 , and Y_1 , 1 selection lines, i.e., S_0 , and single input, i.e., A. On the basis of the selection value, the input will be connected to one of the outputs. The block diagram and the truth table of the 1x2 multiplexer are given below.

Block Diagram:




Block Diagram:



Truth Table:

INPUTS	Output				
S ₀	Υ ₁	Y ₀			
0	0	Α			
1	Α	0			


Logical circuit of the above expressions is given below:




1×4 De-multiplexer:

In 1 to 4 De-multiplexer, there are total of four outputs, i.e., Y_0 , Y_1 , Y_2 , and Y_3 , 2 selection lines, i.e., S_0 and S_1 and single input, i.e., A. On the basis of the combination of inputs which are present at the selection lines S_0 and S_1 , the input be connected to one of the outputs. The block diagram and the truth table of the 1×4 multiplexer are given below.

Block Diagram:



Block Diagram:



Truth Table:

INP	UTS				
S ₁	So	Υ ₃	Y ₂	Υ ₁	Υ ₀
0	0	0	0	0	Α
0	1	0	0	А	0
1	0	0	А	0	0
1	1	Α	0	0	0

The logical expression of the term Y is as follows:


$$Y_0 = S_1' S_0' A$$

$$y_1 = S_1' S_0 A$$

$$y_2 = S_1 S_0' A$$

$$y_3 = S_1 S_0 A$$


The logical expression of the term Y is as follows: Logical circuit of the above expressions is given below:



$$y_1 = S_1' S_0 A$$

$$y_2 = S_1 S_0' A$$

$$y_3 = S_1 S_0 A$$




1:8 Demux

1×8 De-multiplexer

In 1 to 8 De-multiplexer, there are total of eight outputs, i.e., Y_0 , Y_1 , Y_2 , Y_3 , Y_4 , Y_5 , Y_6 , and Y_7 , 3 selection lines, i.e., S_0 , S_1 and S_2 and single input, i.e., A. On the basis of the combination of inputs which are present at the selection lines S^0 , S^1 and S_2 , the input will be connected to one of these outputs. The block diagram and the truth table of the 1×8 de-multiplexer are given below.

Block Diagram:



Truth Table:

	INPUTS	6				O	utput			
S ₂	S ₁	S ₀	Y ₇	Y ₆	Y ₅	Y ₄	Υ ₃	Y ₂	Υ ₁	Υ ₀
0	0	0	0	0	0	0	0	0	0	А
0	0	1	0	0	0	0	0	0	Α	0
0	1	0	0	0	0	0	0	Α	0	0
0	1	1	0	0	0	0	Α	0	0	0
1	0	0	0	0	0	Α	0	0	0	0
1	0	1	0	0	А	0	0	0	0	0
1	1	0	0	А	0	0	0	0	0	0
1	1	1	А	0	0	0	0	0	0	0

Truth Table:

	INPUTS	6	Output							
S ₂	S ₁	S ₀	Y ₇	Υ ₆	Y ₅	Υ ₄	Υ ₃	Y ₂	Υ ₁	Y ₀
0	0	0	0	0	0	0	0	0	0	А
0	0	1	0	0	0	0	0	0	А	0
0	1	0	0	0	0	0	0	А	0	0
0	1	1	0	0	0	0	А	0	0	0
1	0	0	0	0	0	А	0	0	0	0
1	0	1	0	0	А	0	0	0	0	0
1	1	0	0	A	0	0	0	0	0	0
1	1	1	А	0	0	0	0	0	0	0

The logical expression of the term Y is as follows:

$$Y_1 = S_0.S_1'.S_2'.A$$

$$Y_2 = S_0'.S_1.S_2'.A$$

$$Y_3 = S_0.S_1.S_2'.A$$

$$Y_4 = S_0'.S_1'.S_2 A$$


$$Y_5 = S_0.S_1'.S_2 A$$

$$Y_6 = S_0'.S_1.S_2 A$$

$$Y_7 = S_0.S_1.S_3.A$$

Logical circuit of the above expressions is given below:

The logical expression of the term Y is as follows:



$$Y_0 = S_0'.S_1'.S_2'.A$$

$$Y_1 = S_0.S_1'.S_2'.A$$

$$Y_3 = S_0.S_1.S_2'.A$$

$$Y_5 = S_0.S_1'.S_2 A$$

$$Y_6 = S_0'.S_1.S_2 A$$

$$Y_7 = S_0.S_1.S_3.A$$

 $-Y_7$

furtion implementation using Mays

Implement the ligit yeureton Y(A.AC)= Im (93,357)

Ming

9) 8:1 My


b) 4:1 Mur

9 2:1 May

deuna!	Se	leuton	7.7.	Topul tomus	Salet Minter
1.242412	5 = A	5=6	8-C		
0	0	C	0	20	
	0	0	1	\mathcal{D}_1	
2	0	1	0	2	0
3	0	1	1	Az	1
4		0	0	N.	
5	1	O	1	15	
6		1	0	26	0
7	1	1 1		Dr	


Solution line | Topul tomus Salut Minter for Implementation miny 8-1 mus + lugity, He Deunal 15=A 5=8 8=C S 41 hogic'01 AM Solul lines

Using 4:1 Mux




Using 2:1 Mux

Y	(A,B)	() = Im	(0,1	,3,5,7
ABC	17		-14	
0 0,00	1			
2 0 0			-	
2000	0			
3 (0) 1)	اظالم			
4 ,7,00	0			
5 101	1			
6 1110	0			
7 1/11				




Using 2:1 Mux

	(A,BC)	12 Im (0,1,3	5,7)
IA B C	17	11		
0 0,00	1	0_		
100	La.			
2 0 10	0			
3 011	Jus.			
4 ,7,00	0			
5 (10)	1			
6 1110	0			
7 111				




Implementation using 2:1 MUX.



Multiplexer Design


Implementation of Higher Order MUX using Lower Order MUX:


4:1 MUX by 2:1 MUX




S1	S0	ıY
0	0	lo
0	1	11
1	0	12
1	1	13

Special case: 8:1 mux using 4:1 mux






8:1 mux



8:1 mux using 2:1 mux




Encoders

An Encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2ⁿ input lines and 'n' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2ⁿ input lines with 'n' bits. It is optional to represent the enable signal in encoders.

4 to 2 Encoder

Let 4 to 2 Encoder has four inputs Y_3 , Y_2 , Y_1 & Y_0 and two outputs A_1 & A_0 . The **block diagram** of 4 to 2 Encoder is shown in the following figure.



At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output. The Truth table of 4 to 2 encoder is shown below.

At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output. The **Truth table** of 4 to 2 encoder is shown below.


	Inp	Out	puts		
Y ₃	Y ₂	Y ₁	Y ₀	A ₁	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

From Truth table, we can write the Boolean functions for each output as

$$A_1 = Y_3 + Y_2$$

$$A_0 = Y_3 + Y_1$$


We can implement the above two Boolean functions by using two input OR gates. The circuit diagram of 4 to 2 encoder is shown in the following figure.



The above circuit diagram contains two OR gates. These OR gates encode the four inputs with two bits

Octal to Binary Encoder

Octal to binary Encoder has eight inputs, Y₇ to Y₀ and three outputs A₂, A₁ & A₀. Octal to binary encoder is nothing but 8 to 3 encoder. The **block diagram** of octal to binary Encoder is shown in the following figure.



At any time, only one of these eight inputs can be '1' in order to get the respective binary code. The Truth table of octal to binary encoder is shown below. At any time, only one of these eight inputs can be '1' in order to get the respective binary code. The **Truth table** of octal to binary encoder is shown below.

Inputs									Outputs	
Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

From Truth table, we can write the Boolean functions for each output as


$$A_2 = Y_7 + Y_6 + Y_5 + Y_4$$

$$A_1 = Y_7 + Y_6 + Y_3 + Y_2$$

$$A_0 = Y_7 + Y_5 + Y_3 + Y_1$$

We can implement the above Boolean functions by using four input OR gates. The circuit diagram of octal to binary encoder is shown in the following figure.

We can implement the above Boolean functions by using four input OR gates. The circuit diagram of octal to binary encoder is shown in the following figure.




The above circuit diagram contains three 4-input OR gates. These OR gates encode the eight inputs with three bits.

Decoder is a combinational circuit that has 'n' input lines and maximum of 2ⁿ output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the **min terms** of 'n' input variables *lines*, when it is enabled.

2 to 4 Decoder

Let 2 to 4 Decoder has two inputs A_1 & A_0 and four outputs Y_3 , Y_2 , Y_1 & Y_0 . The **block diagram** of 2 to 4 decoder is shown in the following figure.



One of these four outputs will be '1' for each combination of inputs when enable, E is '1'. The Truth table of 2 to 4 decoder is shown below.

One of these four outputs will be '1' for each combination of inputs when enable, E is '1'. The **Truth table** of 2 to 4 decoder is shown below.

Enable	Inputs		Outputs			
E	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Υ ₀
0	х	х	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

From Truth table, we can write the Boolean functions for each output as

$$Y_3 = E. A_1. A_0$$

$$Y_2 = E. A_1. A_0'$$

$$Y_1 = E. A_1'. A_0$$

$$Y_0 = E. A_1'. A_0'$$




3-to-8 Binary Decoder






Truth Table:

x	y	z	Fo	\mathbf{F}_{1}	F,	F3	F,	Fs	\mathbf{F}_{6}	F,
0	0	0	1	0	0.	0	0	0	0.	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1
			10000							





Implementation of Higher-order Decoders

Now, let us implement the following two higher-order decoders using lower-order decoders.

3 to 8 decoder

3 to 8 Decoder

In this section, let us implement 3 to 8 decoder using 2 to 4 decoders. We know that 2 to 4 Decoder has two inputs, A_1 & A_0 and four outputs, Y_3 to Y_0 . Whereas, 3 to 8 Decoder has three inputs A_2 , A_1 & A_0 and eight outputs, Y_7 to Y_0 .

We can find the number of lower order decoders required for implementing higher order decoder using the following formula.

$$Required\ number\ of\ lower\ order\ decoders = rac{m_2}{m_1}$$

Where,


 m_1 is the number of outputs of lower order decoder.

 m_2 is the number of outputs of higher order decoder.

Here, $m_1 = 4$ and $m_2 = 8$. Substitute, these two values in the above formula.


$$Required\ number\ of\ 2\ to\ 4\ decoders = rac{8}{4} = 2$$

Therefore, we require two 2 to 4 decoders for implementing one 3 to 8 decoder. The **block diagram** of 3 to 8 decoder using 2 to 4 decoders is shown in the following figure.



The parallel inputs A_1 & A_0 are applied to each 2 to 4 decoder. The complement of input A_2 is connected to Enable, E of lower 2 to 4 decoder in order to get the outputs, Y_3 to Y_0 . These are the lower four min terms. The input, A_2 is directly connected to Enable, E of upper 2 to 4 decoder in order to get the outputs, Y_7 to Y_4 . These are the higher four min terms.

Therefore, we require two 2 to 4 decoders for implementing one 3 to 8 decoder. The **block diagram** of 3 to 8 decoder using 2 to 4 decoders is shown in the following figure.




The parallel inputs A_1 & A_0 are applied to each 2 to 4 decoder. The complement of input A_2 is connected to Enable, E of lower 2 to 4 decoder in order to get the outputs, Y_3 to Y_0 . These are the lower four min terms. The input, A_2 is directly connected to Enable, E of upper 2 to 4 decoder in order to get the outputs, Y_7 to Y_4 . These are the higher four min terms.

Full Adder using Multiplexer

Inp	uts	Outputs		
Α	В	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S(A,B,Cin) = \sum (1,2,4,7)$$

Cout(A,B,Cin) =
$$\sum$$
(3,5,6,7)




Full Adder using Multiplexer


Inp	uts	Outputs		
Α	В	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S(A,B,Cin) = \sum (1,2,4,7)$$

Cout(A,B,Cin) =
$$\sum$$
(3,5,6,7)




Coul (A, B, Cis)= Zm (3, 5, 6, 7)



Full adder using Decoder


Truth	Table	<u>-i-</u>	$F_{s} = \sum (m_{1}, m_{2}, m_{4}, m_{7})$ $F_{co} = \sum (m_{3}, m_{5}, m_{6}, m_{7})$
A	В	Cin	S G
0	0	0	0 0 mo
0	0	1	(D) 0 W1
0	- 1	0	1 0 m2 Decoder
0	1	1	0 (I) m ₃
1	0	0	① 0 m ₄
1	0	1	0 ① m5
1	1	0	0 0 me
1	1	ı	① ① m _T

Full adder using Decoder



The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory so output can vary based on input. This type of circuits uses previous input, output, clock and a memory element.

Block diagram



Di	Difference between the combinational circuits and sequential circuits are given below						
	Combinational Circuits	Sequential Circuits					
1)	The outputs of the combinational circuit depend only on the present inputs.	The outputs of the sequential circuits depend on both present inputs and present state(previous output).					
2)	The feedback path is not present in the	The feedback path is present in the sequential circuits.					

- combinational circuit.

 In combinational circuits, memory elements are

 In the sequential circuit, memory elements play an important role
- In combinational circuits, memory elements are not required.

 In the sequential circuit, memory elements play an important role and require.

 The clock signal is not required for combinational circuits.

The clock signal is a turing Bly. Fray bequested by will have this timing begind applied. (2) close is a hestergular pignal & it repeals it Low Time

Thiggering : -

Type of Triggering

Level brigging

fishe age thiggering

Types of Triggering


These are two types of triggering in sequential circuits:

Level triggering

The logic High and logic Low are the two levels in the clock signal. In level triggering, when the clock pulse is at a particular level, only then the circuit is activated. There are the following types of level triggering:


Positive level triggering

In a positive level triggering, the signal with Logic High occurs. So, in this triggering, the circuit is operated with such type of clock signal. Below is the diagram of positive level triggering:



Negative level triggering

In negative level triggering, the signal with Logic Low occurs. So, in this triggering, the circuit is operated with such type of clock signal. Below is the diagram of Negative level triggering:




Edge triggering

In clock signal of edge triggering, two types of transitions occur, i.e., transition either from Logic Low to Logic High or Logic High to Logic Low.

Based on the transitions of the clock signal, there are the following types of edge triggering:


Positive edge triggering

The transition from Logic Low to Logic High occurs in the clock signal of positive edge triggering. So, in positive edge triggering, the circuit is operated with such type of clock signal. The diagram of positive edge triggering is given below.



Negative edge triggering

The transition from Logic High to Logic low occurs in the clock signal of negative edge triggering. So, in negative edge triggering, the circuit is operated with such type of clock signal. The diagram of negative edge triggering is given below.



Poll

- 1. In Sequential circuits the output states depend upon
 - A. Past input states
 - B. Present input states
 - C. Present as well as past input
 - D. None of the above

- 1. In Sequential circuits the output states depend upon
 - A. Past input states
 - B. Present input states
 - C. Present as well as past input
 - D. None of the above


View Answer


C. Present as well as past input

when a Beleantial logic ext which docks all it's supple continuously & will alarge its 90 at soon as the limbul adapted without wanting for along

NOR LATCH

Latches are building blocks of sequential circuits and these can be built from logic gates Lee I more Q=1; Q=0





Sure both 'I's allune sprenous statewhich is you poursy at all Because nothing is follow

Flip Flop

• Flip Flop is a sequential circuit which is used to store single bit of information at a time i.e., 0 or 1.

• Used:-Registers


SR FLIP FLOP

• SR Flip Flop is the set reset flip flop. It consist of SR latch with clock circuit.

• It may be positive edge triggered or negative edge triggered.

• Triggering is the process of change of state of flop by applying input signal.


pos triggersol



0


S=0, R=0, NC (No charge)

S=0 b R=1, clock=1 Q=0, Q=1 (Reset) S=1; R=9' Q=1; Q=0



- 3. The truth table for an S-R flip-flop has how many VALID entries?
- a) 1
- b) 2
- c) 3
- d) 4

- 3. The truth table for an S-R flip-flop has how many VALID entries?
- a) 1
- b) 2
- c) 3
- d) 4



Answer: c

Explanation: The SR flip-flop actually has three inputs, Set, Reset and its current state. The Invalid or Undefined State occurs at both S and R being at 1.

7. The logic circuits whose outputs at any instant of time depends only on the present input but also on the past outputs are called


a) Combinational circuits

b) Sequential circuits

• Answer: b Explanation: In sequential circuits, the output signals are fed back to the input side.

D Flip Flop (Delay Flip Flop)

• It can be designed from S-R Flip Flop by putting an inverter or NOT gate in S- R Flip Flop.



Case
$$T \rightarrow D = 1 \Rightarrow S = 1; R = 0$$

$$Q = 1; Q = 0$$

$$(Su)$$


Case
$$T \rightarrow Q = 0 \Rightarrow S = 0$$
; $R = 1$
 $Q = 0$; $Q = 1$
(Resett)

Claud D	02	State
4 0	0	Reset
+ 1		Nochange
OX		

State malia SR flip y

- 12. In S-R flip-flop, if Q = 0 the output is said to be _____
- a) Set
- b) Reset

- Answer: b
- Explanation: In S-R flip-flop, if Q = 0 the output is said to be reset and set for Q = 1




Care2: CIK-) T=0; K=1; Q=0; Q=1 (Resely a) If suppose Q=0 b Q=1 $S^* = \overline{Q}.T.cy. = 1$ $R^* = \overline{Q}.T.cy. = 1$ $Q^* = \overline{Q}.X.cy. \Rightarrow 1$ $Q = 0 \ \overline{Q} = 1 \ (\text{Resety})$ NC Hate (b) Ty suppose Q=1 b Q=0 S* = 0.0.1 = 1 P* = 1.1.170 > Q=0 \$ R=1 (Rent)

me III :-D. J. CIK Q.K. CIK E + K -previous estate J=1; K=0; CLK=1; Suppose 9=0 \$ a=1 1.1.1 > 0 R* = 0.0.1 2 1 Q=1; Q= 0 / Sery 13/11 CIK-A , Sippose 9=1; Q=0 J=1; K=0 0-1-1 > 1 2 NC (No charge) means 1.0.) => 1

QueII: CK=1; J=1, K= SX = Q.J. CIK Q.K. CIK. Q=0 & Q=1 Pricious State assume R=1; Q=0 S*= T= 0 } SET S*= 0.1-1 => 1 2 0 =0 \$ Q=1

R*= 1.1.1 => 0 } Revel Q=1: Q=0 any = 0 & an= ann=1 (an} Twggling Page 1



This mulique togething in INK) i well Race Seawer


T- Af (beggle fly fup) Toggle feb flop is borishy or The flip flog will I!

It has only one upst T.


Gut Toggle Togg JR ff is convito Tylyf higgers of prouse age

Try; Try of will will every leasing edge of clark Sign


Truth Table, Characteristic Table and Excitation Table(D-Flip Flop)




Characteristic Table(D Flip Flop)




Excitation Table(D Flip Flop)




Truth Table, Characteristic Table and Excitation Table(T-Flip Flop)




Characteristic Table(T Flip Flop)



Excitation Table(T-Flip Flop)




Truth Table, Characteristic Table and Excitation Table(SR Flip Flop)




Characteristic Table(SR Flip-Flop)

Ch.	Manderia	4c Tah	re d	
-CICLI PS	_	1	NS	· Ohre.
4n	5	R	(NO NSZPS (Prop 2 Que 20)	10
+ 0	10		0	6
F 10	+	0		T
1 G	1.	1	Dan't X (Friedly)	X
+ 4	6,	0	an - (1)	11.)
+	La .	5	0	10.
14],[6	1	11
	1 6	1	×	X

Excitation Table(SR Flip-Flop)




Truth Table, Characteristic Table and Excitation Table(JK Flip Flop)



Characteristic Table(JK Flip Flop)

	Sylphon Old C	araclerism last
an J x	and he	ann
1000	e NC NI=PS=Pm= 0	10
1600	c · 0	10)
1000		
6 1	1 (saggle pm = 5).	111
5 6	N CONGER 1	1
x .)) . o /	1 0	10)
-> 1 1		1 1 1 1 1
TT 1	19/14 730	101

Excitation Table(JK Flip Flop)




Conversion of Flip-Flops(JK Flip Flop to T Flip Flop)

J-K FLIP FLOP==EXCITATION TABLE; T FLIP FLOP==CHARACTERISTIC TABLE

J-KTLII FLOT ===EACITATIO	TABLE, I FEII FEOI == CHARACTE	AND THE TABLE		
I Comercian of J-K gly ylop	to Typefop #	Exception to	b of J.K.	A.
Excitation table	2 Grutation table	^ ^	+ - 1	
1) Characteristic of T-ff	3) Amburie Charolainte & frita	an Ann	OX	
A T D X	(4) Draw K. may	0 1	1 1	
0 1 1 1 1	A	1 0	1	
			X O	

*To be used for the con-

Draw the output waveform for the negative edge triggered T flip flop, if the clock and T input input waveforms are follows:



Gated SR Latch

and Truth table:

The symbol and truth table of the gates S-R latch are as shown in Fig. 8.3.2(a) and (b) respectively.





Fig. 8.3.2(a): Symbol for S - R latch


Inputs				Outputs		Comments
Case	Enable E	S	R	Q_{n+1}	\bar{Q}_{n+1}	
I	6	×	×	Q _n	\bar{Q}_n	No change as E = 0
П	1	0	0	Qn	Q _n	No change (NC)
Ш	1	0	1.	0	1	Reset condition
IV	1	1 -	0	I	0	Set condition
- V	1	1	1	Inde	terminate	Avoid this condition

Fig. 8.3.2(b): Truth table of gated S - R latch

Gated D Latch




Gated D Latch




Enable	D	Q(n)	Q(n+1)	STATE
1	0	X	0	RESET
1	1	X	1	SET
0	X	X	Q(n)	No Change

Gated SR Latch



Counter



Counter

2 Bil Mynchronorus Counters (Ripple Counters) # (1) Louis A QA DA DA DA A too bit synchronous birary counter 1) To the grain fig, the no. of flip flops are 2.

(1) Thus, the no. of bits will always he equal to no of flip flop.

(1) To the grain fig, the no. of flops are 2.

(2) Thus, the no. of bits will always he equal to no of flip oflop. (3) Fateral clock is appled to the clock infects
of years glip flop & PA (organt) is applied
to clock infect of near glip-flop. operation: 1 Trivially both flip-flops are in real condition I) on first nogstrir edge 1 FF. A -> infect 1- Tople -> Que jum orbol 2) Of is connected as dock input to sportivir edge. So no changing from o 201 5


On 2nd falling obje of dock Da, FF. A again toggle - infinit 1 & negative edge clock b) On Larges from 1 to 0 I L'nepatrir edjez Here & changes (taggle) > QB = 0 to 2 10 0A = 10

On 3rd splling edge of deal.

Day on 3rd neg edge of deal start start laggle flom of to 2 on of positive expre No change in Qo=) On 4th nogation dock edge On 4 majorer aut 1) & Da Larger from 1 to 0 3) Op toggte from 1 to a (8-3)

Manument = 27 (m mo. of flip flip)

clark	1 on	0,00	Dec
instally	0	0 -	- 0_
4. 7	0	1'	-
204 7	1	0	2
24 1	1	1]]
l	0	0	1



2 Bit asynchronous (LSB) Q BA PA (USB) Cloub 1-& RA-30601 A - By > 1 two I neg (DA -) two Z Q4 -> 0 td QA - 1 01601 -5 QA -> 1600 ES of on- 1 too to

H 3 bit Abynchanas down Courter # logic 1 con Q.

= 3 bit Abynchanous down Counter # logic 1 193 Rs Claux 1-0g-3 1 to 0 C 01-10 to J 29-1 1 600 L Q - Oto 1 Q + 160 L

clock2 da -> 1 60 ; Qa -> 0 to 1 NGZ OB- NC DX - NL 9 9-10to 1. j RA-1400. Cloux 3 (5, of stuo, in schol. In Q-1 NC QA- 1 too; RA- O too J & NO dove-14 L By NC3 RC-INC Oc of Ra 1 04-10 m 1400 V cloud 5 an stolian > pero & Q 3/40 or on on for 1400 eg 3 cho) clock 6-s COBNIPATINE

Q4-10101 Q5-1400 V clour 50 an stolian pero & Jag 1400 (25 3 000) On On clock 6-3 on Nipa=NC che de la Clark 7 10 clock &

Modules of the Counter # The 2 bit typhe counter is called mode. I 3 but hupple could is called mod-0. enunder tripple counter is called modulo in fred no= 2"

Delign a med-3 alymbronous courter rising a Solur = mad-3 counter in a counter, Lany thee back At soon as flip flip hearter state 2, 12 such lager stands from al out shear all the FF Pa 0 - deed all 6

