


A



For more information:
<http://labs.ti.bfh.ch/gecko/wiki/gecko/license>

Title: **GECKO3main: System overview**


Berne University of Applied Science
 School of Engineering and
 Information Technology
 Quellgasse 21
 CH-2501 Biel

Size: A3_L Author: zac1 Revision: 1.0


Date: 23.07.2008 Time: 13:50:40 Sheet 1 of 19

File: top.SchDoc


A





FPGA Banks 0,2,4,6




FPGA Banks 1,3,5,7












DC/DC Converter for the FPGA Core Supply, 1.2 V, 2.5 A




2.5 V, 0.5 A and 1.25 V Reference Supply



GND Testpad for Probes



DDR SDRAM Decoupling

Title: **Power Suplies**

Size: A4_L

Author: zac1


Revision: 1.0

Date: 23.07.2008 Time: 13:50:42

Berne University of Applied Science

School of Engineering and
Information Technology
Quellgasse 21
CH-2501 Biel

File: power.SCHDOC



A

B

C


D

A

B

C

D




Title: **GECKO3 System and I/O Bus**

Size: A4_L Author: zac1 Revision: 1.0

Date: 23.07.2008 Time: 13:50:43 Sheet 8 of 19

File: io-bus2.SchDoc

Berne University of Applied Science
School of Engineering and
Information Technology
Quellgasse 21
CH-2501 Biel





JP1_IO2
fh-120r-9mm
AMP-FH-120-RECEPTABLE-H9-H13


JP2_IO2
fh-120p-5mm
AMP-FH-120-Plug

bottom




top









A





Matched Net Lengths [Tolerance = 1mm Style - 90 Degrees Amplitude = 5.08mm Gap = 0.508mm Max = 100.0]
Impedance Constraint [Min = 79.00 Max = 100.0]




Title: **USB and FPGA Boot System**



Size: A4_L Author: zac1 Revision: 1.0

Date: 23.07.2008 Time: 13:50:44 Sheet 14 of 19

File: usb.SCHDOC

Berne University of Applied Science
School of Engineering and Information Technology
Quellgasse 21 CH-2501 Biel






A

A

SPI Flash to store FPGA configurations



The SPI Flash is used to store the configuration bit file for the FPGA.

The EZ-USB configures the FPGA in the case of a stand-alone system. With this solution no Xilinx platform flash is required.

The memory size of the SPI Flash is twice the size of a configuration bit file. This allows to store a backup/fallback FPGA configuration file onboard. So also after a wrong update the system is still usable. The second configuration file space could also be used to store a selftest programm.

Which configuration is loaded on start-up is selected by the user with one of the DIP switches.

B

B

C

C

D


D

Title: <i>SPI Serial Flash</i>			Berne University of Applied Science
Size: A4_L	Author: zac1	Revision: 1.0	School of Engineering and Information Technology
Date: 23.07.2008	Time: 13:50:45	Sheet 16 of 19	Quellgasse 21 CH-2501 Biel
File: spi-flash.SchDoc		


A

A

JTAG Connector for the Digilent Programming Cables



Connector for serial communication like RS232



B

B

C

C

D

D

Title: ***JTAG and RS232 Connector***

Size: A4_L

Author: zac1

Revision: 1.0

Date: 23.07.2008

Time: 13:50:45

Sheet 17 of 19

File: jtag.SchDoc

Berne University of Applied ScienceSchool of Engineering and
Information Technology
Quellgasse 21
CH-2501 Biel