{"payload":{"header_redesign_enabled":false,"results":[{"id":"21917596","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"freecores/minsoc","hl_trunc_description":"minsoc","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":21917596,"name":"minsoc","owner_id":8184025,"owner_login":"freecores","updated_at":"2014-07-17T13:34:03.468Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":56,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afreecores%252Fminsoc%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/freecores/minsoc/star":{"post":"QS_l7badRROdqzhF-AaFir-_g5AR4WzJce4QSFlVi6PHI5O5eHGCQEf3by6GLdAmisAog82jEgA4JANa78cgAA"},"/freecores/minsoc/unstar":{"post":"tlBpggbrZqwL-k4ofkPfm1sQf5bs8aq-PnmOM2LidfNLxACyHl05rDu-h_zQK1GGko56dnqa8zWayiw8iOlfBQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"aNmczSOKcJNmOyxdZA6oRsokpCnYj7BGmb3tDcO3evZNxE1ToaxwJULEjjtRywf2lvmQGdfZYlaeUZe0_j3a4g"}}},"title":"Repository search results"}