

# **STORM** SoC – System on Chip by Stephan Nolting

## **Altera / Terasic DE-2 Board**



# **Important notes:**

- the I<sup>2</sup>C controller is not fully tested yet
- the SDRAM controller is not operating yet

#### **Proprietary Notice**

The **STORM CORE** Processor System and the **STORM SoC** were created by Stephan Nolting. Contact: <a href="mailto:stnolting@googlemail.com">stnolting@googlemail.com</a>, <a href="mailto:zero\_gravity@opencores.org">zero\_gravity@opencores.org</a>


The most recent versions of them can be found at

STORM Core: <a href="http://www.opencores.com/project,storm\_core">http://www.opencores.com/project,storm\_core</a>
STORM SoC: <a href="http://www.opencores.com/project,storm\_soc">http://www.opencores.com/project,storm\_soc</a>

### **Table of content**

- 1 System Architecture
- 2. Features
- 3. System Setup
- 4. Pin Table
- 5. System Address Map

## 1. System Architecture



STORM Soc for ALTERA DE2-Board

#### 2. Features

- ✓ Based on the STORM Core Processor System (ARM compatible)
- ✓ 32-bit Wishbone bus system
- ✓ 50 MHz system clock
- ✓ Internal 8 kbRAM memory for code/data
- ✓ Internal 2 kb ROM memory for bootcode
- ✓ 32-bit timer
- ✔ Vectorized interrupt controller, LPC compatible
- ✓ Seven segment controller
- ✔ IO port controller
- ✓ Simple mini UART
- ✓ SPI controller with 8 directly controlled slave select lines
- ✓ I<sup>2</sup>C controller
- ✓ PS2 keyboard interface
- Reset protection system

#### 3. System Setup

Start Altera Quartus 2, create a new project and select the device setup corresponding to the DE2 board. Add all HDL source files of the needed components – or simply add the HDL files of all components – to the project. The **STORM\_SoC\_DE2.vhd** is the top entity of the implementation. Compile the project and download it into the FPGA.

Alternatively you can use the **storm\_soc\_de2.sof** file from the implementation's syn folder for configuring the FPGA. The **storm\_soc\_de2.pof** file can be used to program the EEPROM configuration device, so the FPGA will automatically be configured after applying power.

Connect the RS-232 port via an compatible adapter to you computer and start the program Terminal.exe from the tools folder. Configure the interface: 9600-8-N-1 (baud rate is 9600, 8 data bits, no parity bit, 1 stop bit). Click connect. Now power up the FPGA board and/or push the reset button (KEY0) for at least 3 seconds to generate a valid system reset.

The 4 right seven segment display will show "boot" and a basic menu is displayed in the Termial.exe console. A timer (left 4 seven segment displays) display a countdown. If this reaches 0, the application software within the core's memory is automatically started. Alternatively the application software can be directly started by pushing KEY1.

Go to the UART terminal and press '1' (and send). Now the bootloader waits for the program data. Click on send file and select the corresponding **storm\_program.dat** file (for example from the blink\_demo folder). These \*.dat files are automatically created by the makefiles from the software folder.

After the download has completed, you can wait for a timeout, so the core starts the application. Alternatively you can reset the core (press KEY0 for minimum 3 seconds) and then start the application manually by pressing KEY1 or sending an 'x' within the terminal program.

#### Example program

The **blink\_example.dat** program from the "software/blink example" folder can be downloaded into the STORM SoC. This program shows a second-timer on the four right 7-segment displays. An input from the UART (9600-8-N-1) will be echoed and also send to the SPI port. Also, any input from a keyboard connected to the PS2-port will be displayed on the SPI port and also scnacodes are send via the UART.

4. Pin Table

Signal name suffix: **I = Input**, **O = output**, **IO = bidirectional port** 

Signal name	FPGA pin	Function				
CLK I	PIN N2	Global clock input, 50Mhz				
GP IO PORT I[0]	PIN N25	General purpose input port bit 0 → SWO				
GP IO PORT I[1]	PIN N26	General purpose input port bit 1 → SW1				
GP IO PORT I[2]	PIN P25	General purpose input port bit 2 → SW2				
GP IO PORT I[3]	PIN AE14	General purpose input port bit 3 → SW3				
GP IO PORT I[4]	PIN AF14	General purpose input port bit 4 → SW4				
GP IO PORT I[5]	PIN AD13	General purpose input port bit 5 → SW5				
GP IO PORT I[6]	PIN AC13	General purpose input port bit 6 → SW6				
GP IO PORT I[7]	PIN C13	General purpose input port bit 7 → SW7				
GP IO PORT I[8]	PIN B13	General purpose input port bit 8 → SW8				
GP IO PORT I[9]	PIN A13	General purpose input port bit 9 → SW9				
GP IO PORT I[10]	PIN N1	General purpose input port bit 10 → SW10				
GP IO PORT I[11]	PIN P1	General purpose input port bit 11 → SW11				
GP IO PORT I[12]	PIN P2	General purpose input port bit 12 → SW12				
GP IO PORT I[13]	PIN T7	General purpose input port bit 13 → SW13				
GP IO PORT I[14]	PIN U3	General purpose input port bit 14 → SW14				
GP IO PORT I[15]	PIN U4	General purpose input port bit 15 → SW15				
GP IO PORT I[16]	PIN N23	General purpose input port bit 16 → KEY1				
GP IO PORT I[17]	PIN P23	General purpose input port bit 16 → KEY2				
GP IO PORT I[18]	PIN W26	General purpose input port bit 16 → KEY3				
GP IO PORT O[0]	PIN AE23	General purpose output port bit 0 → LED G0				
GP IO PORT O[1]	PIN AF23	General purpose output port bit 1 → LED G1				
GP IO PORT O[2]	PIN AB21	General purpose output port bit 2 → LED G2				
GP IO PORT O[3]	PIN AC22	General purpose output port bit 3 → LED G3				
GP_IO_PORT_O[4]	PIN AD22	General purpose output port bit 4 → LED_G4				
GP_IO_PORT_O[5]	PIN AD23	General purpose output port bit 5 → LED_G5				
GP_IO_PORT_0[6]	PIN_AD21	General purpose output port bit 6 → LED_G6				
GP IO PORT O[7]	PIN AC21	General purpose output port bit 7 → LED G7				
GP_IO_PORT_O[8]	PIN_AA14	General purpose output port bit 8 → LED_G8				
GP_IO_PORT_O[9]	PIN_Y13	General purpose output port bit 9 → LED_G9				
GP_IO_PORT_0[10]	PIN_AA13	General purpose output port bit 10 → LED_G10				
GP_IO_PORT_0[11]	PIN_AC14	General purpose output port bit 11 → LED_G11				
GP_IO_PORT_0[12]	PIN_AD15	General purpose output port bit 12 → LED_G12				
GP_IO_PORT_0[13]	PIN_AE15	General purpose output port bit 13 → LED_G13				
GP_IO_PORT_0[14]	PIN_AF13	General purpose output port bit 14 → LED_G14				
GP_IO_PORT_0[15]	PIN_AE13	General purpose output port bit 15 → LED_G15				
LED_DT_O	PIN_AE22	Data transfer status light → LED_R0				
LED_IO_O	PIN_AF22					
LED_IT_O	PIN_W19	Instruction transfer status light → LED_R1				
RST_I	PIN_G26	Global reset → KEYO				
UARTO_RXD_I	PIN_C25	UART Receiver				
UARTO_TXD_O	PIN_B25					
HEX_O[0]	PIN_AF10	0 Seven segment display 0, A-segment				
HEX_O[1]	PIN_AB12	Seven segment display 0, B-segment				

Signal name	FPGA pin	Function
HEX O[2]	PIN AC12	Seven segment display 0, C-segment
HEX O[3]	PIN AD11	Seven segment display 0, D-segment
HEX O[4]	PIN AE11	Seven segment display 0, E-segment
HEX O[5]	PIN V14	Seven segment display 0, F-segment
HEX 0[6]	PIN V13	Seven segment display 0, G-segment
HEX O[7]	PIN V20	Seven segment display 1, A-segment
HEX 0[8]	PIN_V21	Seven segment display 1, B-segment
HEX_O[9]	PIN_W21	Seven segment display 1, C-segment
HEX O[10]	PIN Y22	Seven segment display 1, D-segment
HEX_O[11]	PIN_AA24	Seven segment display 1, E-segment
HEX_O[12]	PIN_AA23	Seven segment display 1, F-segment
HEX_O[13]	PIN_AB24	Seven segment display 1, G-segment
HEX_O[14]	PIN_AB23	Seven segment display 2, A-segment
HEX_O[15]	PIN_V22	Seven segment display 2, B-segment
HEX_O[16]	PIN_AC25	Seven segment display 2, C-segment
HEX_O[17]	PIN_AC26	Seven segment display 2, D-segment
HEX_O[18]	PIN_AB26	Seven segment display 2, E-segment
HEX_O[19]	PIN_AB25	Seven segment display 2, F-segment
HEX_O[20]	PIN_Y24	Seven segment display 2, G-segment
HEX_O[21]	PIN_Y23	Seven segment display 3, A-segment
HEX_O[22]	PIN_AA25	Seven segment display 3, B-segment
HEX_O[23]	PIN_AA26	Seven segment display 3, C-segment
HEX_O[24]	PIN_Y26	Seven segment display 3, D-segment
HEX_O[25]	PIN_Y25	Seven segment display 3, E-segment
HEX_0[26]	PIN_U22	Seven segment display 3, F-segment
HEX_O[27]	PIN_W24	Seven segment display 3, G-segment
HEX_O[28]	PIN_U9	Seven segment display 4, A-segment
HEX_O[29]	PIN_U1	Seven segment display 4, B-segment
HEX_O[30]	PIN_U2	Seven segment display 4, C-segment
HEX_O[31]	PIN_T4	Seven segment display 4, D-segment
HEX_O[32]	PIN_R7	Seven segment display 4, E-segment
HEX_O[33]	PIN_R6	Seven segment display 4, F-segment
HEX_O[34]	PIN_T3	Seven segment display 4, G-segment
HEX_0[35]	PIN_T2	Seven segment display 5, A-segment
HEX_0[36]	PIN_P6	Seven segment display 5, B-segment
HEX_O[37]	PIN_P7	Seven segment display 5, C-segment
HEX_O[38]	PIN_T9	Seven segment display 5, D-segment
HEX_O[39]	PIN_R5	Seven segment display 5, E-segment
HEX_O[40]	PIN_R4	Seven segment display 5, F-segment
HEX_O[41]	PIN_R3	Seven segment display 5, G-segment
HEX_O[42]	PIN_R2	Seven segment display 6, A-segment
HEX_O[43]	PIN_P4	Seven segment display 6, B-segment
HEX_O[44]	PIN_P3	Seven segment display 6, C-segment
HEX_O[45]	PIN_M2	Seven segment display 6, D-segment
HEX_0[46]	PIN_M3	Seven segment display 6, E-segment
HEX_O[47]	PIN_M5	Seven segment display 6, F-segment
HEX_O[48]	PIN_M4	Seven segment display 6, G-segment
HEX_O[49]	PIN_L3	Seven segment display 7, A-segment

Signal name	FPGA pin	Function
HEX O[50]	PIN L2	Seven segment display 7, B-segment
HEX_O[51]	PIN_L9	Seven segment display 7, C-segment
HEX O[52]	PIN L6	Seven segment display 7, D-segment
HEX O[53]	PIN L7	Seven segment display 7, E-segment
HEX O[54]	PIN P9	Seven segment display 7, F-segment
HEX_O[55]	PIN N9	Seven segment display 7, G-segment
SDRAM_ADR_O[0]	PIN_T6	On-board SDRAM address bit 0
SDRAM_ADR_O[1]	PIN_V4	On-board SDRAM address bit 1
SDRAM_ADR_O[2]	PIN_V3	On-board SDRAM address bit 2
SDRAM_ADR_O[3]	PIN_W2	On-board SDRAM address bit 3
SDRAM_ADR_O[4]	PIN_W1	On-board SDRAM address bit 4
SDRAM_ADR_O[5]	PIN_U6	On-board SDRAM address bit 5
SDRAM_ADR_O[6]	PIN_U7	On-board SDRAM address bit 6
SDRAM_ADR_O[7]	PIN_U5	On-board SDRAM address bit 7
SDRAM_ADR_O[8]	PIN_W4	On-board SDRAM address bit 8
SDRAM_ADR_O[9]	PIN_W3	On-board SDRAM address bit 9
SDRAM_ADR_O[10]	PIN_Y1	On-board SDRAM address bit 10
SDRAM_ADR_O[11]	PIN_V5	On-board SDRAM address bit 11
SDRAM_DAT_IO[0]	PIN_V6	On-board SDRAM data bit 0
SDRAM_DAT_IO[1]	PIN_AA2	On-board SDRAM data bit 1
SDRAM_DAT_IO[2]	PIN_AA1	On-board SDRAM data bit 2
SDRAM_DAT_IO[3]	PIN_Y3	On-board SDRAM data bit 3
SDRAM_DAT_IO[4]	PIN_Y4	On-board SDRAM data bit 4
SDRAM_DAT_IO[5]	PIN_R8	On-board SDRAM data bit 5
SDRAM_DAT_IO[6]	PIN_T8	On-board SDRAM data bit 6
SDRAM_DAT_IO[7]	PIN_V7	On-board SDRAM data bit 7
SDRAM_DAT_IO[8]	PIN_W6	On-board SDRAM data bit 8
SDRAM_DAT_IO[9] SDRAM DAT IO[10]	PIN_AB2	On-board SDRAM data bit 9
SDRAM_DAT_IO[10]  SDRAM_DAT_IO[11]	PIN_AB1 PIN AA4	On-board SDRAM data bit 10 On-board SDRAM data bit 11
SDRAM_DAT_IO[11]  SDRAM_DAT_IO[12]	PIN_AA4 PIN AA3	On-board SDRAM data bit 12
SDRAM_DAT_IO[12]	PIN_AA3 PIN AC2	On-board SDRAM data bit 13
SDRAM_DAT_IO[13]	PIN_AC2 PIN AC1	On-board SDRAM data bit 13
SDRAM_DAT_IO[14]	PIN_ACT	On-board SDRAM data bit 15
SDRAM BA O[0]	PIN AE2	On-board SDRAM bank address bit 0
SDRAM BA O[1]	PIN AE3	On-board SDRAM bank address bit 0
SDRAM DQM O[0]	PIN AD2	On-board SDRAM data mask bit 0
SDRAM DQM O[1]	PIN Y5	On-board SDRAM data mask bit 1
SDRAM CASN O	PIN AB3	On-board SDRAM column address strobe
SDRAM CKE O	PIN AA6	On-board SDRAM clock enable
SDRAM CLK O	PIN AA7	On-board SDRAM clock signal
SDRAM CSN O	PIN AC3	On-board SDRAM chip select
SDRAM RASN O	PIN AB4	On-board SDRAM row address strobe
SDRAM WEN O	PIN AD3	On-board SDRAM write enable
SPI CLK O	PIN K25	SPI, serial clock
SPI MISO I	PIN K26	SPI, serial data out
SPI MOSI O	PIN M22	SPI, serial data in
SPI SS O[0]	PIN M23	SPI, chip select 0
		,

Signal name	FPGA pin	Function				
SPI SS O[1]	PIN M19	SPI, chip select 1				
SPI SS O[2]	PIN M20	SPI, chip select 2				
SPI_SS_0[3]	PIN_N20	SPI, chip select 3				
SPI SS O[4]	PIN M21	SPI, chip select 4				
SPI_SS_O[5]	PIN M24	SPI, chip select 5				
SPI_SS_O[6]	PIN M25	SPI, chip select 6				
SPI_SS_O[7]	PIN N24	SPI, chip select 7				
I2C_SCL_IO	PIN D25	I <sup>2</sup> C, serial clock				
I2C SDA IO	PIN J22	I <sup>2</sup> C, serial data				
PS2_CLK_IO	PIN_D26	PS2-keyboard clock				
PS2_DAT_IO	PIN_C24	PS2-keyboard data				

# 5. System Address Map

## **Memory Address Map**

Address (hex)	Name	R/W	Module	Sub module
0x00000000  0x00001000	IRAM_BASE + offset	R/W	Internal SRAM	32-bit memory cell
0xFFF00000  0xFFF00800	ROM_BASE + offset	R	Internal boot ROM	32-bit memory cell

# IO Address Map

Address (hex)	Name	R/W	Module	Sub module
0xffff0000	GPIO0_OUT	R	IO controller 0	Output port
0xFFFF0004	GPIO0_IN	R/W		Input port
0xFFFF0008	SSEGO_DATA	R/W	7-Seg controller 0	Hex DATA register
0xffff000C	SSEG0_CTRL	R/W		Segment CTRL register
0xFFFF0010	SSEG1_DATA	R/W	7-Seg controller 1	Hex DATA register
0xFFFF0014	SSEG1_CTRL	R/W		Segment CTRL register
0xFFFF0018	UARTO_DATA	R/W	miniUART 0	RX/TX data register
0xFFFF001C	UARTO_SREG	R/W		Status register
0xFFFF0020	STMEO_CNT	R/W	System timer 0	Counter register
0xFFFF0024	STMEO_VAL	R/W		Threshold value
0xFFFF0028	STME0_CONF	R/W		Configuration register
0xFFFF002C	STME0_SCRT	R/W	-	Scratch register
0xffff0030	SPIO_CONF	R/W	SPI controller 0	Configuration register
0xFFFF0034	SPIO_PRSC	R/W	-	Prescaler value
0xFFFF0038	SPIO_SCSR	R/W		Slave select register
0xFFFF0040	SPIO_DATO	R/W		FIFO data register 0
0xFFFF0044	SPIO_DAT1	R/W		FIFO data register 0
0xFFFF0048	SPIO_DAT2	R/W		FIFO data register 0
0xFFFF004C	SPIO_DAT3	R/W		FIFO data register 0
0xffff0050	I2CO_CMD	R/W	I <sup>2</sup> C controller 0	Command register
0xffff0050	I2CO_STAT	R/W		Status register
0xFFFF0060	I2CO_PRLO	R/W		Prescaler, low byte

Address (hex)	Name	R/W	Module	Sub module
0xFFFF0064	I2CO_PFHI	R/W	I <sup>2</sup> C controller 0	Prescaler, high byte
0xFFFF0068	I2CO_CTRL	R/W		Control register
0xffff006C	I2CO_DATA	R/W		RX/TX data register
0xffff0070	PS2_DATA	R/W	PS2 keyboard	Data register
0xFFFF0074	PS2_STAT	R/W	controller 0	Status / control register
0xffffef00	XMC_CSR	R/W	External memory	Status / control register
0xffffef04	XMC_POC	R	controller	Power-on configuration register
0xffffef08	XMC_BA_MASK	R/W		Base address mask register
0xffffef10	XMC_CSC0	R/W		Chip select config, module 0
0xffffef14	XMC_TMS0	R/W		Timing config, module 0
0xffffef18	XMC_CSC1	R/W		Chip select config, module 1
0xffffef1C	XMC_TMS1	R/W		Timing config, module 1
0xffffef20	XMC_CSC2	R/W		Chip select config, module 2
0xffffEf24	XMC_TMS2	R/W		Timing config, module 2
0xffffEf28	XMC_CSC3	R/W		Chip select config, module 3
0xffffEf2C	XMC_TMS3	R/W		Timing config, module 3
0xffffef30	XMC_CSC4	R/W		Chip select config, module 4
0xffffef34	XMC_TMS4	R/W		Timing config, module 4
0xffffef38	XMC_CSC5	R/W		Chip select config, module 5
0xffffef3C	XMC_TMS5	R/W		Timing config, module 5
0xffffef40	XMC_CSC6	R/W		Chip select config, module 6
0xffffef44	XMC_TMS6	R/W		Timing config, module 6
0xffffef48	XMC_CSC7	R/W		Chip select config, module 7
0xffffef4C	XMC_TMS7	R/W		Timing config, module 7
0xFFFFF000	VICIRQStatus	R	Vector interrupt	IRQ status (masked)
0xFFFFF004	VICFIQStatus	R	controller	FIQ status (masked)
0xFFFFF008	VICRawIntr	R		Unmasked interrupt req. status
0xFFFFF00C	VICIntSelect	R/W		Interrupt type, '1' FIQ, '0' IRQ
0xFFFFF010	VICIntEnable	R/W		INT request lines enable
0xFFFFF014	VICIntEnClear	M		Clear INT request line enable bit
0xFFFFF018	VICSoftInt	W		Trigger INT line by software
0xFFFFF01C	VICSoftintClea r	W		Clear SW INT request enable bit

Address (hex)	Name	R/W	Module	Sub module
0xFFFFF020	VICProtection	R/W	Vector interrupt	Protected mode (only priv. acc.)
0xFFFFF030	VICVectAddr	R/W	controller	ISR address / INT acknowledge
0xFFFFF034	VICDefVectAddr	R/W		ISR addr for unvectorized INT
0xFFFFF038	VICTrigLevel	R/W		Hi/Lo / rising/falling edge detect
0xFFFFF03C	VICTrigMode	R/W		Level/edge INT detector
0xffffff040	VICVectAddr0	R/W		ISR address for VEC_INT 0
0xFFFFF044	VICVectAddr1	R/W		ISR address for VEC_INT 1
0xFFFFF048	VICVectAddr2	R/W		ISR address for VEC_INT 2
0xFFFFF04C	VICVectAddr3	R/W		ISR address for VEC_INT 3
0xFFFFF050	VICVectAddr4	R/W		ISR address for VEC_INT 4
0xFFFFF054	VICVectAddr5	R/W		ISR address for VEC_INT 5
0xFFFFF058	VICVectAddr6	R/W		ISR address for VEC_INT 6
0xFFFFF05C	VICVectAddr7	R/W		ISR address for VEC_INT 7
0xfffff60	VICVectAddr8	R/W		ISR address for VEC_INT 8
0xFFFFF064	VICVectAddr9	R/W		ISR address for VEC_INT 9
0xfffff068	VICVectAddr10	R/W		ISR address for VEC_INT 10
0xfffff606C	VICVectAddr11	R/W		ISR address for VEC_INT 11
0xFFFFF070	VICVectAddr12	R/W		ISR address for VEC_INT 12
0xFFFFF074	VICVectAddr13	R/W		ISR address for VEC_INT 13
0xFFFFF078	VICVectAddr14	R/W		ISR address for VEC_INT 14
0xfffff07C	VICVectAddr15	R/W		ISR address for VEC_INT 15
0xfffff680	VICVectCntl0	R/W		Source select / EN VEC_INT 0
0xFFFFF084	VICVectCntl1	R/W		Source select / EN VEC_INT 1
0xFFFFF088	VICVectCntl2	R/W		Source select / EN VEC_INT 2
0xFFFFF08C	VICVectCntl3	R/W		Source select / EN VEC_INT 3
0xFFFFF090	VICVectCntl4	R/W		Source select / EN VEC_INT 4
0xFFFFF094	VICVectCntl5	R/W		Source select / EN VEC_INT 5
0xfffff098	VICVectCntl6	R/W		Source select / EN VEC_INT 6
0xFFFFF09C	VICVectCntl7	R/W		Source select / EN VEC_INT 7
0xfffff0A0	VICVectCntl8	R/W		Source select / EN VEC_INT 8
0xfffff0A4	VICVectCntl9	R/W		Source select / EN VEC_INT 9
0xfffff0A8	VICVectCntl10	R/W		Source select / EN VEC_INT 10
0xFFFFF0AC	VICVectCntl11	R/W		Source select / EN VEC_INT 11

Address (hex)	Name	R/W	Module	Sub module
0xFFFFF0B0	VICVectCntl12	R/W	1	Source select / EN VEC_INT 12
0xFFFFF0B4	VICVectCntl13	R/W	controller	Source select / EN VEC_INT 13
0xFFFFF0B8	VICVectCntl14	R/W		Source select / EN VEC_INT 14
0xFFFFF0BC	VICVectCntl15	R/W		Source select / EN VEC_INT 15