Advanced Testing using VHDL


Module 9

Overview

- SRAM Model
- Attributes
- Loop Statements
- Test Bench examples using
 - TEXTIO
 - Conversion functions
 - Reading file containing test vectors
 - Writing test results to file


Adding the SRAM model

New testbench



SRAM - Simplified Read Operation

READ Operation (ADV# LOW)




SRAM Model - Verilog

```
■ ISE Text Editor (M.63c) - [sram_model.v:2]
 <u>File Edit View Window Layout Help</u>
             21 module sram model (
            input [9:0] addr,
           inout [7:0] data,
           input oe n,
           input we n
           );
     27
          // this model simulates how we expect the external SRAM to respond
          // we will add some simple checks and delays later
     29
     30
          // create an array of 1024 memory cells, each 8 bits wide
     31
           reg [7:0] sram[0:1023];
     33
     34
          // load data on rising edge of we signal
          always @ (posedge we n)
     35
             sram[addr] = data;
     37
          // create tri-state signal for data
     38
          // drive data lines when oe n is low, else tri-state
     39
           assign data = (oe n == 0) ? sram[addr] : 8'bz;
     40
     41
     42
       endmodule
     43
               sram_model.v:2
                                                             Ln 32 Col 21 Verilog
```

SRAM Model - VHDL

```
sram model.vhd
File Edit View Window
                                      M P P X X P B = E = E = E | A % % % % % @ 20 =
       library IEEE;
      use IEEE STD LOGIC 1164 ALL:
      use IEEE STD LOGIC ARITH ALL:
      use IEEE STD_LOGIC_UNSIGNED ALL:
      entity sram model is
   7
          Port ( sram addr : in std logic vector (7 downto 0);
   8
                 sram oe : in std logic;
   9
                 sram we : in std logic;
  10
                 sram data : inout std logic vector(7 downto 0);
                 sram ce : in std logic;
  12
                 sram ub : in std logic;
  13
                 sram lb : in std logic);
  14
     end sram model;
  15
  16
      architecture Behavioral of sram model is
  17
         type memory is array(0 to 255) of std logic vector(7 downto 0);
  18
         signal sram : memory;
  19
         signal int_addr : integer range 0 to 255;
  20
  21
  22
         int addr <= conv integer(sram addr);
  23
         -- read from sram
  24
         sram data <= sram(int addr) after 70 ns when sram ce = '0' and sram oe = '0' else
  25
            "ZZZZZZZZ":
  26
  27
         -- write to sram on rising edge of WE
  28
         process(sram we)
  29
         begin
  30
            if sram_we'event and sram_we = '1' then
  31
               if sram ce = '0' then
  32
                  sram(int addr) <= sram data;
  33
               end if:
  34
            end if:
  35
         end process;
  36
  37
      end Behavioral;
  38
                                                                              CAPS NUM SCRL LOC VHDL
```

SRAM Model Read and Write



VHDL Attributes

- Signals can have attributes associated with them
- Example predefined signal attributes are
 - function
 - value
 - type
 - range
- Also possible to have user-defined attributes

Function Attributes

- Predefined functions
- Returns information about the behavior of signals
 - s'EVENT
 - returns true if an event occurred
 - change in value
 - s'ACTIVE
 - returns true if signal s is active
 - new value assigned to signal s (may be same value)
 - s'LAST_EVENT
 - returns elapsed time since last event
 - s'LAST_ACTIVE
 - s'LAST_VALUE
 - returns value of s before the last event

Function Attribute example

• Check for setup time violation on d input changing

```
CONSTANT setup_time : TIME := 12 ns; -- TIME is predefined

PROCESS(clk)

BEGIN

IF clk'EVENT AND clk = '1' THEN

    ASSERT(d'LAST_EVENT >= setup_time)

    REPORT "setup violation"

    SEVERITY error;

END IF;
```

- Assert statement checks that the input d has not had an event during the setup time.
- If time returned is less than setup time assertion will fail

'now' function

NOW

predefined function that returns simulation time

RANGE attributes

- Only for constrained array types
- Returns range of specified type
- Two range attributes
 - a'RANGE
 - a'REVERSE RANGE

```
TYPE address_bus IS ARRAY (63 DOWNTO 0) OF std_logic;

SIGNAL cpu_address : address_bus; -- declare array

FOR j IN cpu_address'RANGE LOOP -- 63 DOWNTO 0

FOR j IN cpu_address'REVERSE_RANGE LOOP -- 0 TO 63
```

VALUE and ARRAY Attributes

- These return the bounds of a type
- Four predefined attributes
 - a'LEFT
 - returns left bound of type
 - a'RIGHT
 - returns right bound of type
 - a'HIGH
 - returns upper bound of type
 - a'LOW
 - returns lower bound of type
- Also
 - a'LENGTH
 - returns total length of the array

Value and Array Attribute examples

```
TYPE address_bus IS ARRAY (63 DOWNTO 0) OF std_logic;

SIGNAL cpu_address : address_bus; -- declare array

BEGIN

PROCESS

VARIABLE i, j, k, l, m : INTEGER;

BEGIN

i := cpu_address'LEFT; -- 63
j := cpu_address'RIGHT; -- 0
k := cpu_address'HIGH; -- 63
l := cpu_address'LOW; -- 63
end

m := cpu_address'LOW; -- 64

END PROCESS;
```

Enumerated type example

```
TYPE days IS (mon, tues, wed, thurs, fri, sat, sun);
    SUBTYPE weekend IS days RANGE sat TO sun;
    SIGNAL day1, day2, day3, day4, day5 : days;
    SIGNAL count : INTGER;
BEGIN
PROCESS
BEGIN
    day1 <= days'LEFT; -- mon</pre>
    day2 <= days'RIGHT; -- sun</pre>
    day3 <= days'HIGH; -- sun</pre>
    day4 <= weekend'LOW; -- sat</pre>
    day5 \le days'VAL(3); -- thurs
END PROCESS;
```

LOOP Statements

- Used to iterate through a set of sequential statements
- Three types

```
FOR identifier IN range LOOP

END LOOP;

WHILE boolean_expression LOOP

END LOOP;

LOOP

EXIT WHEN condition_test
END LOOP;
```

FOR LOOP

• general syntax

```
FOR identifier IN range LOOP END LOOP;
```

• example:

```
factorial := 1;
FOR number IN 2 TO n LOOP
  factorial := factorial * number;
END LOOP;
```

- number = 2, 3, 4...
- no explicit declaration for loop identifier required
- also DOWNTO

WHILE Loop

• general syntax

```
WHILE boolean_expression
END LOOP;
```

• example:

```
j := 0;
sum := 10;
wh_loop: WHILE j < 20 LOOP
   sum := sum * 2
   j := j + 3;
END LOOP wh_loop;</pre>
```

• Note: optional label for loop statement

LOOP

- No iteration scheme
 - statements in body executed repeatedly until loop exits
- General syntax

```
LOOP
   EXIT WHEN boolean_expression; -- optional EXIT statement
END LOOP;
```

• Example:

```
j := 0;
sum := 1;
12: LOOP
   sum := sum * 10
   j := j + 17;
   EXIT WHEN sum > 100;
END LOOP 12;
```

• If exit statement not present loop executes indefinitely

LOOP cont'd

- EXIT statement
 - only used inside a loop
- General syntax

```
EXIT [loop_label] [WHEN condition]
  EXIT WHEN boolean_expression; -- optional EXIT statement
END LOOP;
```

• Example (alternative to previous example):

```
IF sum > 100 THEN
   EXIT;
END IF;
```

LOOP cont'd

- NEXT statement
 - used to exit a loop for the current iteration of a loop
 - continue to the next iteration
- General syntax

NEXT [loop_label] [WHEN condition]

LOOP example

```
PROCESS
BEGIN
11: LOOP
     -- statements
     12: LOOP
              -- statements
              test_num := test_num + 1;
              EXIT 12 WHEN test_num = 25;
              IF solenoid_1 = '1' THEN
                       drive_b := '0';
                       NEXT 11; -- go to top of loop1
              END IF;
              IF trigger = '0' THEN
                       -- statements
     END LOOP 12;
     EXIT 11 WHEN sim_tests = 200;
END LOOP 11;
```

Test Bench example

• example test bench:

```
-- Test Bench to exercise and verify correctness of DECODE entity
ENTITY tb2_decode IS
END tb2_decode;
ARCHITECTURE test bench OF tb2 decode IS
   TYPE input_array IS ARRAY (0 TO 3) OF std_logic_vector(1 DOWNTO 0);
   CONSTANT input_vectors: input_array :=
         ("00", "01", "10", "11");
   -- input_vectors array contains test vectors for input
   SIGNAL in1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
   SIGNAL out1 : STD_LOGIC_VECTOR (3 DOWNTO 0);
COMPONENT decode
    PORT (
      sel : IN std_logic_vector(1 downto 0);
      y : OUT std_logic_vector(3 downto 0));
END COMPONENT;
```

Test Bench example (cont'd)

```
BEGIN
   decode_1: decode PORT MAP(sel => in1, y => out1);
   apply_inputs: PROCESS
   BEGIN
         FOR j IN input_vectors'RANGE LOOP
                  in1 <= input_vectors(j);</pre>
                  WAIT FOR 50 ns;
         END LOOP;
   END PROCESS apply_inputs;
   test_outputs: PROCESS
   BEGIN
         WAIT UNTIL (in1 = "01");
         WAIT FOR 25 ns;
         ASSERT (out1 = "0110")
                  REPORT "Output not equal to 0110"
                  SEVERITY ERROR;
   END PROCESS test_outputs;
END test_bench;
```

Assert Statements

- During testing
 - Usually want to display information about signals and variables
- Assert statement is rather limited
 - Report clause only allows a single string
 - no built-in provision for formatting data


```
ASSERT FALSE

REPORT "first line" & CR & "second line";
```

Test Bench example

- Adapted from Pellerin and Taylor (pages 242-246)
 - demonstrates use of
 - textio to read in a test vector file
 - complex strings in Assert Statements
 - string to vector and vector to string conversion functions
 - uses a decoder component for test

VHDL for Synthesis



test_vec.txt File

- Format is
 - 3 bits for SEL input
 - 8 bits for expected output

0000000001

00100000010

01000000100

01100001000

10000010000

10100110000

11001000000

11110000000

Test Bench VHDL file

```
LIBRARY ieee;

USE ieee.std_logic_1164.ALL;

USE std.textio.ALL; -- use text I/O features of standard library

ENTITY test_bench IS

END test_bench;

ARCHITECTURE tb1 OF test_bench IS

COMPONENT decoder -- component to be tested

PORT(sel : IN std_logic_vector(2 DOWNTO 0);

y : OUT std_logic_vector(7 DOWNTO 0));

END COMPONENT;

-- FOR all: decoder USE ENTITY work.decoder; -- configuration
```

```
-- function to convert vector to string
-- for use in assert statements
FUNCTION vec2str(vec : std_logic_vector) RETURN string IS
     VARIABLE stmp : string(vec'LEFT+1 DOWNTO 1);
BEGIN
     FOR i IN vec'REVERSE_RANGE LOOP
         IF vec(i) = '1' THEN
              stmp(i+1) := '1';
         ELSIF vec(i) = '0' THEN
              stmp(i+1) := '0';
         ELSE
              stmp(i+1) := 'X';
         END IF;
     END LOOP;
     RETURN stmp;
END vec2str;
```

```
SIGNAL clk : std_logic := '0';

-- create internal signals to connect to test component
SIGNAL sel : std_logic_vector(2 DOWNTO 0);
SIGNAL y : std_logic_vector(7 DOWNTO 0);

BEGIN


-- instantiate decoder test component
u1: decoder PORT MAP(sel => sel, y => y);

clk <= NOT clk AFTER 50 ns; -- create clock for timing</pre>
```


```
PROCESS
     -- declare and open file (1987 style)
     FILE vector_file: text IS in "test.vec";
     VARIABLE file_line : line; -- text line buffer
     VARIABLE str_stimulus_in: string(11 DOWNTO 1);
     VARIABLE stimulus_in : std_logic_vector(10 DOWNTO 0);
     VARIABLE y_expected : std_logic_vector(7 DOWNTO 0);
BEGIN
     -- loop through lines in test file
     WHILE NOT endfile (vector file) LOOP
         -- read one complete line into file_line
         readline(vector_file, file_line);
         -- extract the first field from file_line
         read(file_line, str_stimulus_in);
         -- convert string to vector
         stimulus_in := str2vec(str_stimulus_in);
```

```
WAIT UNTIL clk = '1'; -- rising edge of clock
        -- now get sel input and apply to decoder
        WAIT UNTIL clk = '0'; -- falling edge
        -- now check if decoder outputs are correct
        y_expected := stimulus_in(7 DOWNTO 0); -- expected output
        -- compare decoder output with expected value
        IF y /= y expected THEN
                 ASSERT false
                    REPORT "decoder failure" & CR &
                         "Expected y to be " & vec2str(y_expected) &
                         " but its value was " & vec2str(y)
                    SEVERITY ERROR;
        END IF;
     END LOOP;
     WAIT; -- suspend the simulation
   END PROCESS;
END tb1;
```


VHDL Test Bench - Results



Test Bench Waveform



Simulation of post-place and route



Writing Test Results to File

```
test_bench2.vhd - ISE Text Editor
File Edit
                      M 16 % % %
        E C
                y => y
 70
          );
 71
 72
          clk <= NOT clk AFTER 50 ns;
                                          -- create clock for timing
 73
 74
          PROCESS
 75
                -- declare and open file (1993 style)
 76
               FILE vector file: text OPEN read mode IS "test vec.txt";
 77
                FILE results file : text OPEN write mode IS "results file.txt";
                VARIABLE file line : line; -- text line buffer
 78
 79
                VARIABLE str stimulus in: string(11 DOWNTO 1);
 80
                VARIABLE stimulus in : std logic vector(10 DOWNTO 0);
                VARIABLE y expected : std logic vector(7 DOWNTO 0);
 81
                VARIABLE results line : line;
 83
                VARIABLE i : integer := 0;
          BEGIN
 84
                write(results line, string'("Test Bench to test decoder"));
 86
                writeline (results file, results line);
 87
                -- loop through lines in test file
 89
                WHILE NOT endfile (vector file) LOOP
 90
                    i := i + 1:
                    write(results line, "test number := " & integer'image(i));
 92
                    writeline (results file, results line);
 93
                    -- read one complete line into file line
 94
 95
                    readline (vector file, file line);
                    -- extract the first field from file line
 96
                                                                                           Li
For Help, press F1
```

Writing Test Results to File (cont'd)

```
test_bench2.vhd - ISE Text Editor
File Edit
        105
106
                     WAIT UNTIL clk = '0';
                                              -- falling edge
107
                     -- now check if decoder outputs are correct
108
                     y expected := stimulus in(7 DOWNTO 0); -- expected output
109
110
                     -- compare decoder output with expected value
111
                     IF y /= y expected THEN
112
                          ASSERT false
113
                          REPORT "decoder failure" & CR &
114
                               "Expected y to be " & vec2str(y expected) &
115
                               " but its value was " & vec2str(y)
116
                          SEVERITY ERROR;
117
                          write (results line, "Decoder failure: " &
118
                               "Expected y to be " & vec2str(y expected) &
119
                               " but its value was " & vec2str(y));
120
                          writeline (results file, results line);
121
                          write (results line, string' ("Time is now : "));
122
                          write (results line, now); -- display simulation time
123
                          writeline (results file, results line);
124
                     END IF:
125
               END LOOP:
126
127
              WAIT: -- suspend the simulation
128
          END PROCESS:
129
130
     END behavior:
131
                                                                                          Li
For Help, press F1
```

results_file


```
results_file.txt - Notepad
File Edit Format View Help
Test Bench to test decoder
test number := 1
test number := 2
test number := 3
test number := 4
test number := 5
test number := 6
Decoder failure: Expected y to be 00110000 but its value was 00100000
Time is now : 600 ns
test number := 7
test number := 8
```

Assert Statement Limitations

- Assert statements are limited to strings only
 - need conversion functions for displaying signals
- Use TEXTIO instead of Assert Statements to print messages
 - supports most data types
 - allows writing to multiple files

Improving output messages

- Use ieee.std_logic_textio.ALL package
- Removes need for conversion functions



Modified write statements

```
ISE Text Editor - [test_bench.vhd]
File Edit View Window Layout Help
   110
                  WAIT UNTIL clk = '0'; -- falling edge
    111
    112
                  -- now check if decoder outputs are correct
    113
                  y expected := stimulus in(7 DOWNTO 0); -- expected output
    114
    115
                  write(results line, "test number := "); -- write to file
    116
                  write(results line, i);
                  -- write(results line, "test number := " & integer'image(i)); -- alternative style
    117
    118
                  writeline(results_file, results_line);
    119
                  -- compare decoder output with expected value
    120
                  IF y /= y expected THEN
    121
                     write(OUTPUT, "Decoder failure: Incorrect output"); -- write to console
    122
    123
                     write (results line, "Decoder failure: Expected y to be "); -- write to file
    124
                     write (results line, y expected);
    125
                     write(results line, " but its value was ");
    126
                     write (results line, y);
    127
                     writeline (results file, results line);
    128
    129
                     -- display simulation time
    130
                     write (OUTPUT, "Time is now ");
    131
    132
                     write(OUTPUT, time'image(now) & LF);
    133
                     write (results line, "Time is now ");
    134
                     write (results line, now);
    135
                     writeline (results file, results line);
    136
    137
    138
                  END IF:
               END LOOP:
    139
                       test bench.vhd
Ready
                                                                                                Ln 1 Col 1 VHDL
```