




# 3.3V 8K/16K x 8 Dual-Port Static RAM

#### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 8K/16K x 8 organizations (CY7C144AV/006AV)
- 0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power
- High-speed access: 25 ns
- Low operating power
  - Active:  $I_{CC}$  = 115 mA (typical)
  - Standby:  $I_{SB3} = 10 \mu A$  (typical)
- Fully asynchronous operation
- Automatic power-down

- Expandable data bus to 16 bits or more using Master/ Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Pin select for Master or Slave
- Commercial and industrial temperature ranges
- Available in 64-pin thin quad flat pack (TQFP) (7C006AV & 7C144AV)
- Pb-free packages available

## Logic Block Diagram



- 1. I/O<sub>0</sub>–I/O<sub>7</sub> for x8 devices
- 2.  $A_0-A_{12}$  for 8K devices;  $A_0-A_{13}$  for 16K devices
- 3. BUSY is an output in master mode and an input in slave mode.




## **Contents**

Pin Definitions	4
Architecture	
Functional Description	5
Read and Write Operations	
Interrupts	
Busy	
Master/Slave	
Semaphore Operation	5
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	7
AC Test Loads and Waveforms	
Switching Characteristics	8

Data Retention Wode	10
Timing	10
Switching Waveforms	11
Ordering Information	
Ordering Code Definition	18
Package Diagrams	19
Acronyms	19
Document Conventions	19
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	
PSoC Solutions	21




## **Pin Configurations**





## Pin Configurations (continued)



### **Selection Guide**

	CY7C144AV CY7C006AV -25
Maximum access time (ns)	25
Typical operating current (mA)	115
Typical standby current for I <sub>SB1</sub> (mA) (Both ports TTL level)	30
Typical standby current for I <sub>SB3</sub> (μA) (Both ports CMOS level)	10 μΑ

## **Pin Definitions**

Left Port	Right Port	Description	
CEL	CER	Chip enable	
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write enable	
OEL	<del>OE</del> <sub>R</sub>	Output enable	
A <sub>0L</sub> -A <sub>12/13L</sub>	A <sub>0R</sub> -A <sub>12/13R</sub>	Address (A <sub>0</sub> –A <sub>12</sub> for 8K devices; A <sub>0</sub> –A <sub>13</sub> for 16K devices)	
I/O <sub>0L</sub> –I/O <sub>7L</sub>	I/O <sub>0R</sub> –I/O <sub>7R</sub>	Data bus input/output (I/O <sub>0</sub> -I/O <sub>7</sub> for x8 devices)	
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore Enable	
INT <sub>L</sub>	ĪNT <sub>R</sub>	Interrupt flag	
BUSY <sub>L</sub>	BUSYR	Busy flag	
M/S		Master or Slave select	
V <sub>CC</sub>		Power	
GND		Ground	
NC		No connect	



#### **Architecture**

The CY7C144AV and CY7C006AV and consist of an array of 8K and 16K words of 8 bits each of <u>dual-port RAM</u> cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be <u>utilized</u> for port-to-port communication. Two semaphore (SEM) control\_pins are used for allocating shared resources. With the M/S pin, the device can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The device also has an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## **Functional Description**

The CY7C144AV and CY7C006AV are low-power CMOS 8K/16K x 8 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16-bit or wider memory applications without the need for separate master and slave devices or additional discrete Application areas include logic. interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Select (CE) pin.

#### Read and Write Operations

When writing data must be set up for a duration of t<sub>SD</sub> before the rising edge of R/W in order to guarantee a valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{DDD}$  after the data is presented on the other port.

 $\frac{Wh}{CE} pins. Data will be available t_{ACE} after <math>\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is

<u>asserted</u>. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin and OE must also be asserted.

#### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (1FFF for the CY7C144AV and 3FFF for the CY7C006AV) is the mailbox for the right port and the second-highest memory location (1FFE for the CY7C144AV and 3FFE for the CY7C006AV) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it. If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

#### Busy

The CY7C144AV and CY7C006AV provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\underline{\text{BUSY}}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW.

#### Master/Slave

An M/ $\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/ $\overline{S}$  pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

#### **Semaphore Operation**

The CY7C144AV and CY7C006AV provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for  $t_{\rm SOP}$  before attempting to read the semaphore. The semaphore value will be available  $t_{\rm SWRD} + t_{\rm DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and



continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $\overline{SEM}$  pin functions as a chip select for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{OE}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero

(the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



## Maximum Ratings<sup>[4]</sup>

(Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.)

Storage temperature ......-65 °C to +150 °C

Ambient temperature with

Power applied ......–55 °C to +125 °C Supply voltage to ground potential .....–0.5 V to +4.6 V

DC voltage applied to

Outputs in High Z state......–0.5 V to V<sub>CC</sub>+0.5 V

DC input voltage<sup>[5]</sup>.....-0.5 V to V<sub>CC</sub>+0.5 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	>2001 V
Latch-up current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	$3.3~\text{V} \pm 300~\text{mV}$
Industrial <sup>[12]</sup>	–40 °C to +85 °C	$3.3~\text{V} \pm 300~\text{mV}$

## Electrical Characteristics Over the Operating Range

			CY7C144AV CY7C006AV			
Parameter	Description			-25		Unit
			Min	Тур	Max	Onit
V <sub>OH</sub>	Output HIGH voltage (V <sub>CC</sub> = 3.3 V)		2.4	-		V
V <sub>OL</sub>	Output LOW voltage				0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0		-	V
V <sub>IL</sub>	Input LOW voltage				0.8	V
I <sub>OZ</sub>	Output leakage current		-10	=	10	μΑ
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max.,	Com'l		115	165	mA
	I <sub>OUT</sub> = 0 mA) Outputs Disabled	Ind			_	mA
I <sub>SB1</sub>	Standby current (Both p TTL level) CE <sub>L</sub> &	Com'l		30	40	mA
	$\overline{CE}_R \ge V_{IH}, f = f_{MAX}^{[6]}$	Ind			_	mA
I <sub>SB2</sub>	Standby current (One port TTL level)	Com'l		65	95	mA
	$\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}^{[6]}$	Ind			_	mA
I <sub>SB3</sub>	$\frac{Sta}{CE_L} & CE_R \geq V_{CC} - 0.2 \text{ V, f} = 0^{[6]}$	Com'l		10	500	μΑ
		Ind			_	μΑ
I <sub>SB4</sub>	Standby current (One port CMOS level)	Com'l		60	80	mA
	$\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}^{[6]}$	Ind			_	mA


## Capacitance [7]

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = 3.3 \text{ V}$	10	pF

- 4. The Voltage on any input or I/O pin can not exceed the power pin during power-up.
- 5. Pulse width < 20 ns.
- 6.  $f_{MAX} = 1/t_{RC}$ . All inputs cycling at  $f = 1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby
- 7. Tested initially and after any design or process changes that may affect these parameters.



## **AC Test Loads and Waveforms**



# Switching Characteristics Over the Operating Range<sup>[8]</sup>

Parameter	Description	CY7C	CY7C144AV CY7C006AV		
	·		25		
		Min	Max		
READ CYCLE					
t <sub>RC</sub>	Read cycle time	25	_	ns	
t <sub>AA</sub>	Address to data valid	-	25	ns	
t <sub>OHA</sub>	Output hold from address change	3	_	ns	
t <sub>ACE</sub> <sup>[9]</sup>	CE LOW to data valid	_	25	ns	
t <sub>DOE</sub>	OE LOW to data valid	_	13	ns	
t <sub>LZOE</sub> [10, 11, 12]	OE Low to Low Z	3	_	ns	
t <sub>HZOE</sub> [10, 11, 12]	OE HIGH to High Z	_	15	ns	
t <sub>LZCE</sub> [10, 11, 12]	CE LOW to Low Z	3	_	ns	
t <sub>HZCE</sub> <sup>[10, 11, 12]</sup>	CE HIGH to High Z	_	15	ns	
t <sub>PU</sub> <sup>[12]</sup>	CE LOW to power-up	0	_	ns	
t <sub>PD</sub> <sup>[12]</sup>	CE HIGH to power-down	_	25	ns	
WRITE CYCLE		<u>.</u>			
t <sub>WC</sub>	Write cycle time	25	_	ns	
t <sub>SCE</sub> <sup>[9]</sup>	CE LOW to write end	20	_	ns	
t <sub>AW</sub>	Address valid to write end	20	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub> [9]	Address set-up to write start	0	_	ns	
t <sub>PWE</sub>	Write pulse width	20	_	ns	
t <sub>SD</sub>	Data set-up to write end	15	_	ns	

- 8. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>O</sub>/I<sub>OH</sub> and 30-DE load canacitance
- and 30-pF load capacitance.

  9. To access RAM, CE=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t<sub>SCE</sub> time.
- 10. At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.
- 11. Test conditions used are Load 3.
- 12. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



# Switching Characteristics Over the Operating Range[8] (continued)

Parameter	Description	CY70	Unit		
Parameter	Description		-25		
		Min	Max		
t <sub>HD</sub>	Data hold from write end	0		ns	
t <sub>HZWE</sub> [13, 14]	$R/\overline{W}$ LOW to High Z	_	15	ns	
t <sub>LZWE</sub> [13, 14]	R/W HIGH to Low Z	3	_	ns	
t <sub>WDD</sub> <sup>[15]</sup>	Write pulse to data delay	_	50	ns	
t <sub>DDD</sub> <sup>[15]</sup>	Write data valid to read data valid	_	35	ns	
BUSY TIMING[16		•			
t <sub>BLA</sub>	BUSY LOW from address match	_	20	ns	
t <sub>BHA</sub>	BUSY HIGH from address mismatch	_	20	ns	
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	20	ns	
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	17	ns	
t <sub>PS</sub>	Port set-up for priority	5	_	ns	
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	_	ns	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	17	_	ns	
t <sub>BDD</sub> <sup>[17]</sup>	BUSY HIGH to data valid	_	25	ns	
INTERRUPT TIM	IING <sup>[16]</sup>	<u>.</u>			
t <sub>INS</sub>	INT set time	_	20	ns	
t <sub>INR</sub>	INT reset time	_	20	ns	
SEMAPHORE TI	MING	•			
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	12	_	ns	
t <sub>SWRD</sub>	SEM flag write to read time	5	-	ns	
t <sub>SPS</sub>	SEM flag contention window	5	_	ns	
t <sub>SAA</sub>	SEM address access time	_	25	ns	

<sup>13.</sup> Test conditions used are Load 3.

 <sup>14.</sup> This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
 15. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

<sup>16.</sup> Test conditions used are Load 2.

17. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>DDD</sub>-t<sub>SD</sub> (actual).




### **Data Retention Mode**

The CY7C144AV and CY7C006AV are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable  $(\overline{\text{CE}})$  must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC}$  – 0.2 V.
- 2.  $\overline{\text{CE}}$  must be kept between  $V_{CC}$  0.2 V and 70% of  $V_{CC}$  during the power-up and power-down transitions.
- 3. The RAM can begin operation  $>t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 volts).

## **Timing**



Parameter	Test Conditions <sup>[18]</sup>	Max	Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2 V	50	μА

Notes 18.  $\overline{CE} = V_{CC}$ ,  $V_{in} = GND$  to  $V_{CC}$ ,  $T_A = 25$  °C. This parameter is guaranteed but not tested.



## **Switching Waveforms**

Figure 1. Read Cycle No. 1 Either Port Address  $\mathbf{Access}^{[19,\ 20,\ 21]}$ 




Figure 2. Read Cycle No. 2 Either Port CE/OE Access<sup>[19, 22, 23]</sup>





Figure 3. Read Cycle No. 3 Either  $Port^{[19, 21, 22, 23]}$ 



- 19.  $\overline{R/W}$  is HIGH for read cycles. 20.  $\underline{Dev}$  ice is continuously selected  $\overline{CE} = V_{IL}$ . This waveform cannot be used for semaphore reads.

- 21. DE = V<sub>IL</sub>.

  22. Address valid prior to or coincident with CE transition LOW.

  23. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>. To access semaphore, CE = V<sub>IH</sub>, SEM = V<sub>IL</sub>.



Figure 4. Write Cycle No. 1: R/W Controlled  $Timing^{[24, 25, 26, 27]}$ 





Figure 5. Write Cycle No. 2: CE Controlled Timing<sup>[24, 25, 26, 31]</sup>



- 24.  $R/\overline{W}$  must be HIGH during all address transitions.
- 25. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of <u>a LOW CE</u> or SEM.

  26. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
- 27. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tpWE or (tHZWE + tSD) to allow the I/O drivers to turn off and data to be placed on the bus for the required tSD. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>DWE</sub>.

  28. Transition is measured ±50<u>0 mV</u> from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 29. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ .
- 30. During this period, the I/O pins are in the output state, and input signals must not be applied.
  31. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



Figure 6. Semaphore Read After Write Timing, Either Side<sup>[32]</sup>





Figure 7. Timing Diagram of Semaphore Contention  $^{[33,\;34,\;35]}$ 



Notes

32.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle).

33.  $I/O_{0R} = I/O_{0L} = \text{LOW}$  (request semaphore);  $\overline{\text{CE}}_R = \overline{\text{CE}}_L = \text{HIGH}$ .

34. Semaphores are reset (available to both ports) at cycle start.

35. If  $t_{SPS}$  is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Figure 8. Timing Diagram of Read with  $\overline{\text{BUSY}}$  (M/ $\overline{\text{S}}$ =HIGH)[36]




Figure 9. Write Timing with Busy Input (M/ $\overline{S}$ =LOW)






Figure 10. Busy Timing Diagrfam No.1 (CE Arbitration)[37]






Figure 11. Busy Timing Diagram No.2 (Address Arbitration)<sup>[37]</sup>

#### Left Address Valid First



#### **Right Address Valid First:**



Note

37. If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side  $\overline{\text{BUSY}}$  will be asserted.



Figure 12. Interrupt Timing Diagrams Left Side Sets INT<sub>R</sub>  $ADDRESS_L$ WRITE 1FFF/3FFF (See Functional Description) t<sub>HA</sub>[38] CEL  $R/\overline{W}_L$  $\overline{\mathsf{INT}}_\mathsf{R}$  $t_{\mathsf{INS}}^{}[39]$ Right Side Clears  $\overline{\text{INT}}_{\text{R}}$ : READ 1FFF/3FFF (See Functional Description ADDRESSR  $\overline{\text{CE}}_{\text{R}}$ t<sub>INR</sub>[39]  $R/\overline{W}_R$ OE<sub>R</sub>  $\overline{\mathsf{INT}}_{\mathsf{R}}$ Right Side Sets INT L: ADDRESSR WRITE 1FFE/3FFE (See Functional Description)  $\overline{\mathsf{CE}}_\mathsf{R}$  $R/\overline{W}_R$  $\overline{\mathsf{INT}}_\mathsf{L}$ t<sub>INS</sub>[39] Left Side Clears INT :  $t_{RC}$ READ 1FFE/3FFE (See Functional Description)  $\mathsf{ADDRESS}_\mathsf{R}$ CE<sub>L</sub> t<sub>INR</sub>[39]  $R/\overline{W}_L$  $\overline{\mathsf{OE}}_\mathsf{L}$  $\overline{\text{INT}}_{\text{L}}$ 

<sup>38.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 39.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



Table 1. Non-Contending Read/Write

In		Inputs Outputs		Inputs		Outputs	
CE	R/W	OE	SEM	I/O <sub>0</sub> –I/O <sub>7</sub>	Operation		
Н	Х	Х	Н	High Z	Deselected: Power-down		
Н	Н	L	L	Data out	Read data in semaphore flag		
Х	Х	Н	Х	High Z	I/O lines disabled		
Н	7	Х	L	Data in	Write into semaphore flag		
L	Н	L	Н	Data out	Read		
L	L	Х	Н	Data in	Write		
L	Х	Х	L		Not allowed		

Table 2. Interrupt Operation Example (assumes  $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$ )

	Left Port				Right Port					
Function	R/W <sub>L</sub>	CEL	<b>OE</b> L	A <sub>0L-13L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	OE <sub>R</sub>	A <sub>0R-13R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> flag	L	L	Х	1FFF/3FFF <sup>[40]</sup>	Х	Х	Х	Χ	Х	L <sup>[41]</sup>
Reset Right INT <sub>R</sub> flag	Х	Х	Χ	Х	Х	Х	L	L	1FFF/3FFF <sup>[40]</sup>	H <sup>[42]</sup>
Set Left INT <sub>L</sub> flag	Х	Х	Χ	Х	L <sup>[42]</sup>	L	L	Χ	1FFE/3FFE <sup>[40]</sup>	Х
Reset Left INT <sub>L</sub> flag	Х	L	L	1FFE/3FFE <sup>[40]</sup>	H <sup>[41]</sup>	Х	Х	Х	Х	Х

**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0</sub> -I/O <sub>7</sub> Left	I/O <sub>0</sub> –I/O <sub>7</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

<sup>40.</sup> See Functional Description for specific addresses by device part number.
41. If <u>BUSY</u><sub>L</sub> = L, then no change.
42. If <u>BUSY</u><sub>R</sub> = L, then no change.



## **Ordering Information**


## 8K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C144AV-25AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C144AV-25AXC	A65	64-Pin Pb-free Thin Quad Flat Pack	

## 16K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C006AV-25AXC	A65	64-Pin Pb-free Thin Quad Flat Pack	Commercial


## **Ordering Code Definition**





# **Package Diagrams**

#### 64-Lead Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65 64-Lead Pb-Free Thin Plastic Quad Flat Pack (14 x 14 x 1.4mm) A65



51-85046 \*E

## **Acronyms**

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
TQFP	Thin Quad Flat Pack

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
μА	microamperes
mA	milliampere
MHz	megahertz
ns	nanoseconds
pF	picofarads
V	volts
Ω	ohms
W	watts

All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	110203	12/02/01	SZV	Change from Spec number: 38-00837 to 38-06051
*A	122301	12/27/02	RBI	Power up requirements added to Maximum Ratings Information
*B	237623	See ECN	YDT	Removed cross information from features section
*C	373615	See ECN	PCX	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C144AV-25AXC, CY7C144AV-25JXC, CY7C006AV-25AXC
*D	2896210	03/22/2010	RAME	Updated Ordering Information Updated Package Diagrams
*E	3161515	02/04/2011	ADMU	Removed CY7C145AV-20JC Removed information for parts: CY7C138AV, CY7C139AV, CY7C145AV ,CY7C016AV,CY7C007AV, CY7C017AV Updated package diagram



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.