

Allegro Constraint Manager





内容提要

- 约束管理器(Constraint Manager)介绍
- 物理约束与间距约束
 - Physical Constraint & Spacing Constraint —介绍
 - 物理约束(Physical Constraint)
 - 间距约束(Spacing Constraint)
 - Same Net Spacing Constraint
 - 区域约束(Region Constraint)
 - Net属性
 - Component属性和Pin属性
 - DRC工作表
- 电气约束(Electrical Constraint)
 - Relative Propagation Delay工作表
 - Differential Pair 工作表
 - Differential Pair示例






- · 约束管理器(CM)是一个交叉的平台,以工作薄和工作表的形式管理Cadence PCB和IC Package设计流程中的所有工具的约束。
- 用户可以通过约束管理器在设计流程中的任意一个环节进行约束定义、查看和验证。
- · 当约束设置完成后,PCB工具会自动根据定义的约束对设计进行检查,不合符约束的地方会用DRC Markers 标记出来。






































物理约束与间距约束——介绍

- · 有四类关于Net的设计约束与规则:
 - 物理约束(Physical Constraint)
 - Line(布线)线宽和Layer(层)约束
 - 一 间距约束(Spacing Constraint)
 - 不同Net(网络)的Lines、Pads、Vias、Shapes之间的间距
 - 相同网络间距约束(Same Net Spacing Constraint)
 - 相同Net的Lines、Pads、Vias、Shapes之间的间距
 - 电气约束(Electrical Constraint)
 - 管理电路信号特性(Cross Talk、Delay...)
- 对于物理和间距规则主要分两类:
 - 默认规则 (Default规则)
 - 扩展规则






物理约束与间距约束——介绍

- 在设计的初期,Allegro PCB Editor将Physical、
 Spacing、Same Net Spacing的Default规则赋予了设计中的所有网络。
- 若设计中有些Net的设计规则要不同于Default规则,用户需要先创建包含这些网络的Net Class,再建立扩展的Physical、Spacing、Same Net Spacing约束,最后将这些扩展的约束赋予Net Class。






・ 建立Net Class






为Class添加对象(Assigning Objects to Classes)








为Class添加对象(Assigning Objects to Classes)







· 设置Default约束






科通集团



・ 设置Default约束






科通集团




· 建立扩展Physical约束










• 建立扩展Physical约束















• 建立扩展Physical约束







· 为Net Class添加 Physical约束




Туре	Objects	Referenced Physical CSet	Line Width	
			Min	Max
			mil	mil
*	±	*	*	*
Dsn	⊟ demo	DEFAULT	5.500:5.500:4	0.000
NCIs		DEFAULT	5.500:5.500:4	0.000
NCIs		DEFAULT	5.500:5.500:4	0.000
NCIs	□ CLS_GMII0_RX (11)	DEFAULT	5.500:5.500:4	0.000
NCIs	□ CLS_GMII0_TX (10)	DEFAULT	5.500:5.500:4	0.000
NCIs	□ CLS_GMII1_RX (11)	DEFAULT	5.500:5.500:4	0.000
NCIs	□ CLS_GMII1_TX (10)	DEFAULT	5.500:5.500:4	0.000
NCIs		DEFAULT	5.500:5.500:4	0.000
NCIs		PCS_PWR	10.000	0.000






· 为Net Class添加 Physical约束








设置Default约束






· 建立扩展Spacing约束










建立扩展Spacing约束















建立扩展Spacing约束








为Net Class 添加 Spacing约束










为Net Class 添加 Spacing约束





		1	
NCIs	CLS_DDRO_AC (21)	SCS_3W	8.000:6 4.000
Net	DDR0_A0	SCS_3W	8.000:6 4.000
Net	DDR0_A1	SCS_3W	8.000:6 4.000
Net	DDR0_A2	SCS_3W	8.000:6 4.000
Net	DDR0_A3	SCS_3W	8.000:6 4.000
Net	DDR0_A4	SCS_3W	8.000:6 4.000
Net	DDR0_A5	SCS_3W	8.000:6 4.000
Net	DDR0_A6	SCS_3W	8.000:6 4.000
Net	DDR0_A7	SCS_3W	8.000:6 4.000
Net	DDR0_A8	SCS_3W	8.000:6 4.000
Net	DDR0_A9	SCS_3W	8.000:6 4.000
Net	DDR0_A10	SCS_3W	8.000:6 4.000
Net	DDR0_A11	SCS_3W	8.000:6 4.000
Net	DDR0_A12	SCS_3W	8.000:6 4.000
Net	DDR0_A13	SCS_3W	8.000:6 4.000
Net	DDR0_A14	SCS_3W	8.000:6 4.000
Net	DDR0_BA0	SCS_3W	8.000:6 4.000
Net	DDR0_BA1	SCS_3W	8.000:6 4.000
Net	DDR0_BA2	SCS_3W	8.000:6 4.000
Net	DDR0_CASN	SCS_3W	8.000:6 4.000
Net	DDR0_CKE	SCS_3W	8.000:6 4.000
Net	DDR0_CSN	SCS_3W	8.000:6 4.000
			0.000.0 4.000





• 建立Net Class-Class 间距约束











· 建立Net Class-Class 间距约束







・ 层间约束(Constraint By Layer)








Same Net Spacing Constraint

设置和Spacing约束操作一样,注意是相同网络的对象之间的间距。








- · 某些设计,用户会在部分区域使用特殊的设计规则,如 BGA的附近区域需要用到更小的Line宽度和间距等。
- 首先,用户需要根据设计需求建立新的扩展(Physical、Spacing、Same Net Spacing)约束;
- 其次,用Shape命令来定义约束区域,绕后为区域添加新的约束;
- 最后,如果约束区域中不同的Net Class需要不同的设计规则或者不同Net Class的网络之间需要不同的设计规则,则需要建立Region-Class或者Region-Class-Class,并对其添加约束。



科通集团











• 定义约束区域








• 为区域添加约束








・ 建立Region-Classes规则(Net & Net Class都采用区域 规则)Region-Class-Class类似











Net属性








Component属性和Pin属性








DRC工作表








• 用户可以通过Electrical约束对设计中的高速信号进行约束设计。






Relative Propagation Delay工作表








• 创建Relative Propagation Delay约束(方式一)








• 创建Relative Propagation Delay约束(方式一)








• 创建Relative Propagation Delay约束(方式二)








创建Relative Propagation Delay约束(方式二)








创建Relative Propagation Delay约束(方式二)








• 创建Relative Propagation Delay约束(方式二)








• 创建Relative Propagation Delay约束(方式二)







Differential Pair 工作表






科通集团




创建Differential Pair








· 为Differential Pair添加约束







· 为Differential Pair添加约束






科通集团




为Differential Pair添加约束









Differential Pair约束示例









Q&A



- Q&A
- Summary





Thank you!

SEP 19, 2012
By: Ausben Du
ausbendu@comtech.com.cn

