

ARM PrimeCell

Synchronous Serial Port (PL022)

Release Note

ARM PrimeCell Synchronous Serial Port (PL022) Release Note

© Copyright ARM Limited 2002. All rights reserved.

Proprietary notice

ARM, the ARM powered logo, Thumb and StrongARM are registered trademarks of ARM Limited.

The ARM logo, PrimeCell, AMBA, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ARM7TDMI, ARM9TDMI, TDMI and STRONG are trademarks of ARM Limited.

All other products or services mentioned herein may be trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties or merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Document confidentiality status

This document is Open Access. This document has no restriction on distribution.

Product status

The information in this document is Final (information on a developed product).

Web address

<http://www.arm.com>

Feedback

ARM limited welcomes feedback on both the product, and the documentation.

Feedback on this document

If you have any comments on about this document, please send email to errata@arm.com giving:

- The document title
- The documents number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.

Feedback on the ARM PrimeCell Synchronous Serial Port

If you have any comments or suggestions about this product, please contact your supplier giving:

- The Product name
- A concise explanation of your comments.

Change history

Issue	Date	Change
A	20 th March, 2001	Initial release.
B	5 th July, 2001	PL022 REL1v1 – Rx Time Out Bug Fix.
C	14 th February, 2002	PL022 REL1v2 – Correct set of bustest files, rtl fifo arrays redefined without “type” definitions.

Contents

1	PRODUCT DELIVERABLES	1
1.1	ARM Part Numbers for this product	1
1.2	File deliverables	3
1.2.1	Peripheral specific driver bundle	4
1.2.2	Common driver bundle	4
2	INSTALLATION	5
2.1	Introduction	5
2.2	Disk space required	5
2.3	Installation procedure	5
2.3.1	Unpacking the shipment	5
2.3.2	Re-creating the peripheral directory structure	6
2.3.3	Installation of the reference cell library	7
2.3.4	Installation of the Generic User Guide	8
3	DOCUMENTATION	9
3.1	Adobe PDF	9
3.2	Peripheral Documents Supplied	9
4	TRIAL TESTING	10
4.1	Product Maturity	10
4.2	Technical data summary	10
4.3	BusTalk Functional block verification test scenarios	11
4.3.1	Synchronous clocks	11
5	DIFFERENCES FROM PREVIOUS REVISIONS	11
5.1	Release 1.2 (REL1v2)	11
5.2	Release 1.1 (REL1v1)	11
5.3	Release 1.0 (REL1v0)	11
6	KNOWN ISSUES	12
7	REVISION HISTORY	12

1 PRODUCT DELIVERABLES

1.1 ARM Part Numbers for this product

Table 1.1-1 lists the ARM part numbers for the individual deliverables that form part of the delivery for this ARM PrimeCell peripheral:

Product deliverables for the ARM PrimeCell PL022 peripheral	Document number	Product code
Synthesizable VHDL RTL	N/A	PL022-MN-23001-REL1v2
Synthesizable Verilog RTL	N/A	PL022-MN-22001-REL1v2
Synthesis Scripts (Synopsys Design Compiler, Avant! CB25 cell library)	N/A	PL022-MN-01002-REL1v2
Testbench - Functional Verification, VHDL	N/A	PL022-MN-23010-REL1v2
Testbench - EASY Integration test, VHDL	N/A	PL022-MN-23012-REL1v2
Testbench - Functional Verification, Verilog	N/A	PL022-MN-22010-REL1v2
Testbench - EASY Integration test, Verilog	N/A	PL022-MN-22012-REL1v2
Test vectors-BusTalk, functional verification	N/A	PL022-VE-01010-REL1v2
Test vectors-BusTalk, integration test	N/A	PL022-VE-01012-REL1v2
ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual (PDF)	ARM DDI 0194 D	PL022-DA-03001-REL1v2
ARM PrimeCell Synchronous Serial Port (PL022) Design Manual (PDF)	PL022 DDES 0000 A	PL022-DC-02002-REL1v2
ARM PrimeCell Synchronous Serial Port (PL022) Integration Manual (PDF)	PL022 INTM 0000 A	PL022-DC-10002-REL1v2
ARM PrimeCell Synchronous Serial Port (PL022) Release Note (PDF)	PL022 RELN 0000 C	PL022-DC-06002-REL1v2
ARM PrimeCell Synchronous Serial Port (PL022) Errata Notice (PDF)	PL022 DEI 0000 A	PL022-DC-11001-REL1v2
ARM PrimeCell Synchronous Serial Port (PL022) Specific Userguide (new products only) *	PL022 USGD 0000 A	PL022-DC-08001-REL1v2
System Common Source Code	N/A	PL000-SW-02001-REL7v0
System Indirection Source Code	N/A	PL000-SW-02003-REL7v0
System Test Source Code	N/A	PL000-SW-02004-REL7v0
System Build Source Code	N/A	PL000-SW-02005-REL7v0
Interrupt Controller Object Code	N/A	PL001-SW-00000-REL7v0
Timer Object Code	N/A	PL002-SW-02001-REL7v0
Software Code Module	N/A	PL022-SW-02001-REL2v0
Software Test Report	PL022_TREP_1000	PL022-DC-01001-REL2v0
Software API Document	PL022_ISPC_1000	PL022-DC-02001-REL2v0

System Structure and Integration Guide	PL000_DII_1000	PL000-DC-02000-REL7v0
System Common API Documents	PL000_ISPC_1001	PL000-DC-02001-REL7v0
System Indirection API Documents	PL000_ISPC_1002	PL000-DC-02001-REL7v0
System Test API Documents	PL000_ISPC_1003	PL000-DC-02003-REL7v0
System Common Files API Documents	PL000_ISPC_1004	PL000-DC-02004-REL7v0
Interrupt Controller API Documents	PL001_ISPC_1000	PL001-DC-02001-REL7v0

Table 1.1-1: ARM part numbers for ARM PrimeCellSSP PL022

Note Only the required deliverables will be supplied, as per the contractual agreement.

For each of the above, two files are generated using the UNIX tar create and the non-document tar file sizes are then reduced using the UNIX compress utility. The files are named for each unique product revision, and the generic naming convention is illustrated below :

PL022-AA-NNNNN-REL1v2.tar.Z - compressed tar file

PL022-AA-NNNNN-REL1v2.lst - directory and file listing of above tar file

Where -AA-NNNNN represents the alpha-numeric product sub-type,
and REL1v2 represents the numeric release version of this peripheral.

1.2 File deliverables

This ARM PrimeCell peripheral consists of the following compressed 'tar' and 'list' file deliverables:

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/PL022-DC-06002-REL1v2.pdf

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/Datasheet/PL022-DA-03001-REL1v2/PL022-DA-03001-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/Datasheet/PL022-DA-03001-REL1v2/PL022-DA-03001-REL1v2.tar

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-02002-REL1v2/PL022-DC-02002-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-02002-REL1v2/PL022-DC-02002-REL1v2.tar

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-10002-REL1v2/PL022-DC-10002-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-10002-REL1v2/PL022-DC-10002-REL1v2.tar

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-11001-REL1v2/PL022-DC-11001-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-11001-REL1v2/PL022-DC-11001-REL1v2.tar

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-08001-REL1v2/PL022-DC-08001-REL1v2.lst *
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-08001-REL1v2/PL022-DC-08001-REL1v2.tar *

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-01002-REL1v2/PL022-MN-01002-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-01002-REL1v2/PL022-MN-01002-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-22001-REL1v2/PL022-MN-22001-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-22001-REL1v2/PL022-MN-22001-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-22010-REL1v2/PL022-MN-22010-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-22010-REL1v2/PL022-MN-22010-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-22012-REL1v2/PL022-MN-22012-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-22012-REL1v2/PL022-MN-22012-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-23001-REL1v2/PL022-MN-23001-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-23001-REL1v2/PL022-MN-23001-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-23010-REL1v2/PL022-MN-23010-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-23010-REL1v2/PL022-MN-23010-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-23012-REL1v2/PL022-MN-23012-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/MN_native_model/PL022-MN-23012-REL1v2/PL022-MN-23012-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/VEctors/PL022-VE-01010-REL1v2/PL022-VE-01010-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/VEctors/PL022-VE-01010-REL1v2/PL022-VE-01010-REL1v2.tar.Z

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/VEctors/PL022-VE-01012-REL1v2/PL022-VE-01012-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/VEctors/PL022-VE-01012-REL1v2/PL022-VE-01012-REL1v2.tar.Z

A generic peripheral user guide document (PDF) is supplied. This describes instructions for synthesis and simulation. For new products (after January 2002) this can be ignored as there will be a specific user guide embedded within the release files.

PL022-BU-00003-REL1v2/DoCumentation/PL000-DC-08001-REL1v2/PL000-DC-08001-REL1v2/PL000-DC-08001-REL1v2.lst
 PL022-BU-00003-REL1v2/DoCumentation/PL000-DC-08001-REL1v2/PL000-DC-08001-REL1v2/PL000-DC-08001-REL1v2.tar

* For new products (after January 2002) a specific user guide (PDF) may be supplied. This describes instructions for synthesis and simulation for the specific PrimeCell, in which case the generic user guide should be ignored.

PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-08001-REL1v2/PL022-DC-08001-REL1v2.lst
 PL022-BU-00000-REL1v2/PL022-BU-01000-REL1v2/DoCumentation/PL022-DC-08001-REL1v2/PL022-DC-08001-REL1v2.tar

An install script is supplied which uncompresses and tar extracts (un-tar) the compressed tar files in order to build the peripheral directory structure.

PL022-BU-00003-REL1v2/SoftWare/PL000-SW-99000-REL2v0/INSTALL

Note It is possible that the revision number (used in directory paths) for the INSTALL script and user guide may have been updated beyond REL2v0 described above.

A reference cell library (Avant! CB25 0.25µm standard cells) is supplied with this peripheral.

PL022-BU-00003-REL1v2/Avanti/CB25_1999.1.tar.Z

PL022-BU-00003-REL1v2/Avanti/CB25_1999.1.lst

1.2.1 Peripheral specific driver bundle

PLXXX_PrimeCell/PL022-BU-00000-REL1v3/PL022-BU-02000-REL2v0/Software/PL022-SW-02001-REL2v0/PL022-SW-02001-REL2v0.tar.Z

PLXXX_PrimeCell/PL022-BU-00000-REL1v3/PL022-BU-02000-REL2v0/Software/PL022-SW-02001-REL2v0/PL022-SW-02001-REL2v0.lst

PLXXX_PrimeCell/PL022-BU-00000-REL1v3/PL022-BU-02000-REL2v0/DoCumentation/PL022-DC-01001-REL2v0/PL022-DC-01001-REL2v0.tar

PLXXX_PrimeCell/PL022-BU-00000-REL1v3/PL022-BU-02000-REL2v0/DoCumentation/PL022-DC-01001-REL2v0/PL022-DC-01001-REL2v0.lst

PLXXX_PrimeCell/PL022-BU-00000-REL1v3/PL022-BU-02000-REL2v0/DoCumentation/PL022-DC-02001-REL2v0/PL022-DC-02001-REL2v0.tar

PLXXX_PrimeCell/PL022-BU-00000-REL1v3/PL022-BU-02000-REL2v0/DoCumentation/PL022-DC-02001-REL2v0/PL022-DC-02001-REL2v0.lst

1.2.2 Common driver bundle

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02001-REL7v0/PL000-SW-02001-REL7v0.tar.Z

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02001-REL7v0/PL000-SW-02001-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02003-REL7v0/PL000-SW-02003-REL7v0.tar.Z

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02003-REL7v0/PL000-SW-02003-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02004-REL7v0/PL000-SW-02004-REL7v0.tar.Z

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02004-REL7v0/PL000-SW-02004-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02005-REL7v0/PL000-SW-02005-REL7v0.tar.Z

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL000-SW-02005-REL7v0/PL000-SW-02005-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL001-SW-00000-REL7v0/PL001-SW-00000-REL7v0.tar.Z

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL001-SW-00000-REL7v0/PL001-SW-00000-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL002-SW-02001-REL7v0/PL002-SW-02001-REL7v0.tar.Z

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/Software/PL002-SW-02001-REL7v0/PL002-SW-02001-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DC-02001-REL7v0/PL000-DC-02001-REL7v0.tar

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DC-02001-REL7v0/PL000-DC-02001-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DC-02003-REL7v0/PL000-DC-02003-REL7v0.tar

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DC-02003-REL7v0/PL000-DC-02003-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DC-02004-REL7v0/PL000-DC-02004-REL7v0.tar

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DC-02004-REL7v0/PL000-DC-02004-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DII-10000-REL7v0/PL000-DII-10000-REL7v0.tar

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL000-DII-10000-REL7v0/PL000-DII-10000-REL7v0.lst

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL001-DC-02001-REL7v0/PL001-DC-02001-REL7v0.tar

PLXXX_PrimeCell/PL000-BU-00004-REL7v0/DoCumentation/PL001-DC-02001-REL7v0/PL001-DC-02001-REL7v0.lst

2 INSTALLATION

2.1 Introduction

Intellectual Property (IP) deliverables are collectively delivered as a single UNIX compressed tar file which has been security encrypted.

An ARM PrimeCell peripheral may be one of several products delivered as part of this single encrypted file. Each ARM PrimeCell peripheral comprises a set of compressed tar files that correspond to a unique part number quoted in the contractual agreement document. A corresponding list file details the files in each tar file

These installation instructions cover the following platform/operating system:

- UNIX

2.2 Disk space required

This installation will require 55 Mbytes of free disk space.

2.3 Installation procedure

You will have a single tarred, zipped and encrypted file of following format:

e.g.

Company Name-PrimeCell-PL022-Bundled-arm-download-WWWW.tgz.pgp

The installation procedure is summarised below:

2.3.1 Unpacking the shipment

The following steps describe how to unpack the separate products delivered in this shipment.

The first three steps may have already been done, ie the shipment from ARM may have already been decrypted and unzipped. If this is the case then go to step 4, else start with step 1.

1. Relocate the shipment file

Relocate the encrypted file (for example <file>.tgz.des, if DES encryption has been used) to an appropriate location that has sufficient free disk space if PGP encrypted will need the relevant keys.

2. Decrypt file

Follow the accompanying instructions for decryption of the file supplied, to generate a decrypted, compressed, tar file <file>.tgz

3. Uncompress file

Execute the UNIX uncompress command to obtain the tar file <file>.tar:

```
gunzip <file>.tgz
```

where <file> is the name of the file supplied.

4. Extract tar files

To extract individual product tar files, execute the UNIX tar extract command:

```
tar -xvf <file>.tar
```

This will generate the following:

PL022-BU-01000-1.00 (hardware)

PL022-BU-01000-2.00 (software drivers)

ARM_MANIFEST_XXXX.TXT

ARM_DELIVERY_XXXX.TXT

which contains individual tar and list files for all of the products within this single shipment. Each peripheral consists of a set of tar files, and each tar file is named with the ARM part number that is listed in the contractual agreement document.

Note: It is suggested that part numbers delivered are checked against the contractual agreement document

2.3.2 Re-creating the peripheral directory structure

The following steps describe how to re-create the directory structure for each separate peripheral, which contains HDL RTL files, synthesis scripts, testbenches and documentation. These steps will need to be repeated for other peripherals in this shipment.

5. Create a destination directory

If installing multiple PrimeCells, it is recommended that they are each installed in SEPARATE directories such that each peripheral should ideally have its own destination directory.

Please ignore the following statement which is contained in the INSTALL script:

<You can install multiple PrimeCells from the same distribution into the same destination by specifying them on the command line.>

Create a unique destination directory for the PL022.

6. Method of installation

The directory structure should be extracted using the INSTALL script provided. The INSTALL script moves the compressed tar files delivered, to a user specified destination directory and then uncompresses and tar extracts the files to re-create the peripheral directory structure.

All files begin with PL022, where 022 is a 3-digit value unique to each peripheral.

Note: If the destination directory already exists, any files overwritten by this new distribution will be renamed to include a ".bak" extension.

7. Run the install script

The install script supplied will automatically uncompress and tar extract files for the specified peripheral revision (hardware files only), in a user specified directory. When step 6 is complete there is then no need to perform steps 7 and 8, instead go to step 9.

Change to the directory containing the INSTALL script, for example (note, revision may be later than – REL2v2)

```
cd PL000-SW-99000-2.02/
```

To invoke the install C-shell script supplied, enter the following at the UNIX command line:

```
./INSTALL <PRODUCT_NUMBER> <REVISION> <DESTINATION_DIRECTORY>
```

Options

<PRODUCT_NUMBER> = Each peripheral is defined by unique product code using the characters PL + 3-numeric digits. See below the shipment directory PL022_PrimeCell/

<REVISION> = Each peripheral has a revision number which has a status label and numeric version. See two directories below the shipment directory PL022_PrimeCell/

<DESTINATION_DIRECTORY> = the full directory path where the peripheral is to be installed.

For example

A product shipped with the directory structure /PL022-BU-00000-REL1v2/PL022-BU-00000-REL1v2/ has a product code PL022 and revision number Release REL1v2.

To install this peripheral to the the directory /ARM/PrimeCell_peripherals/PL022 enter the following command line

```
./INSTALL PL022 REL1v2 /ARM/PrimeCell_peripherals/PL022
```

This will install the peripheral having a product number PL022, with revision number REL1v2, to the destination directory /ARM/PrimeCell_peripherals/PL022

8. Peripheral directory installed

When all the peripheral files have been extracted, the destination directory (/ARM/PrimeCell_peripherals/) will contain:

- the top-level peripheral directory (e.g. ssp_pl022) and underlying file structure of the deliverables, as well as the Release Note document file (PDF).
- The remaining documentation for the peripheral (in Adobe Portable Document Format, *.pdf), is located in the ssp_pl022/docs/ directory.

2.3.3 Installation of the reference cell library

The reference cell library should be copied manually and tar extracted in the directory containing the PrimeCell peripherals. An example is shown below to copy the Avant! CB25 1999.1 cell library to the directory /ARM/PrimeCell_peripherals

```
cd /ARM/PrimeCell_peripherals
cp /PLXXX_PrimeCell/PL000_generic/Avanti/CB25_1999.1.tar.Z .
```

Execute the UNIX uncompress and tar extract commands as below:

```
uncompress CB25_1999.1.tar.Z
tar -xvf CB25_1999.1.tar
```

2.3.4 Installation of the Generic User Guide

For instructions on performing simulations and synthesis, refer to the generic peripheral user guide and the instructions for installing this are as follows. Else use the specific user guide if this is a new product (after January 2002).

The most recent revision of the generic user guide should be copied manually to a suitable location. An example is shown below to copy the generic user guide (revision REL1v2) to the directory /ARM/PrimeCell_peripherals

```
cd /ARM/PrimeCell_peripherals
cp /PLXXX_PrimeCell/PL000_generic/DoCumentation/PL000-DC-08001-REL1v2/PL000-DC-08001-REL1v2.tar .
```

To extract the document file (PDF), execute the UNIX tar extract command:

```
tar -xvf PL000-DC-08001-REL1v2.tar
```



3 DOCUMENTATION

3.1 Adobe PDF

Documents are supplied as “Adobe PDF” (Portable Document Format) files. These files are readable on most common computer platforms and operating systems using the appropriate file reader. A suitable file reader can be downloaded from the Adobe World Wide Web site at <http://www.adobe.com>. Select “Acrobat Reader” and download the reader for your computer platform/operating system.

3.2 Peripheral Documents Supplied

The following documents are supplied for the ARM PrimeCell Synchronous Serial Port PL022:
The documents files are located in the `ssp_pl022/docs/` directory.

ARM PrimeCell Synchronous Serial Port PL022 Technical Reference Manual ARM DDI 0194

The technical reference manual provides details for programming and interfacing to this ARM PrimeCell peripheral block.

ARM PrimeCell Synchronous Serial Port PL022 Integration Manual PL022 INTM 0000

The integration manual provides information required to integrate this ARM PrimeCell block within a typical industry standard ASIC design flow.

ARM PrimeCell Synchronous Serial Port PL022 Design Manual PL022 DDES 0000

The design manual describes the implementation details of this ARM PrimeCell block and the testbenches and test programs used for functional verification.

ARM PrimeCell Synchronous Serial Port PL022 Errata Notice PL022 DEI 0000

The errata notice describes details of any known issues with this ARM PrimeCell block and any workarounds for these issues. In most cases this document will be blank or may not be present.

ARM PrimeCell Synchronous Serial Port PL022 User Guide PL022 USGD 0000

The userguide describes the instructions on performing simulations and synthesis for this ARM PrimeCell block. This specific user guide will be present for newer products (after January 2002).

4 TRIAL TESTING

4.1 Product Maturity

This product is newly developed IP and approved for final release.
At the time of release, it has not been implemented in production silicon.

4.2 Technical data summary

The following is a summary of the key technical points from testing of the ARM PrimeCell Synchronous Serial Port PL022.

	VHDL RTL	Verilog RTL
Cell library	Avant! Passport 1999.1 CB25 v2.1 (0.25 μ m)	Avant! Passport 1999.1 CB25 v2.1 (0.25 μ m)
Total cell area, without scan, NAND-2 equivalents	6888	7098
Net interconnect area, without scan, NAND-2 equivalents	3777	3619
Total cell area, scan inserted, NAND-2 equivalents	8633	9336
Net interconnect area, scan inserted, NAND-2 equivalents	4654	4770
Clock frequency used	100 MHz	100 MHz
Scan insertion figure % (number of 'D' flip-flops replaced)	100% (591)	100% (591)
Estimated scan fault coverage, collapsed.	>99%	>99%
Synthesis and scan test tools and version	Synopsys Design Compiler and Test Compiler 2001.08-1	Synopsys Design Compiler and Test Compiler 2001.08-1
Simulation tools and versions	Model Technology Inc, ModelSim v5.5a	Model Technology Inc, ModelSim v5.5a Cadence LDV Verilog-XL 3.2
Global Peripheral Development Environment Version	Release REL1v5	

4.3 BusTalk Functional block verification test scenarios

Functional block verification has been performed with the following scenarios using the BusTalk testbench with free-running PCLK.

4.3.1 Synchronous clocks

SSPCLK/PCLK	Simulations
100 MHz (10ns period)	VHDL and Verilog, RTL and gate-level min/max SDF

For further details of functional verification testing, refer to the ARM PrimeCell Synchronous Serial Port (PL022) Design Manual.

5 DIFFERENCES FROM PREVIOUS REVISIONS

5.1 Release 1.2 (REL1v2)

It was identified that:

- some of the functional verification suite test pattern files mentioned in Section 5.2 below had not been checked into the data-base prior to release.
- “type” definitions existed within the VHDL and Verilog SspTxRegfile and SspRxRegfile code files. The contents of these files have been replaced with code that does not use “type” definitions to define the two dimensional array structures of the Tx and Rx FIFOs. Problems may have been encountered if the user were to perform formal verification between the rtl and netlists due to the use of such “type” definitions.
- the integration test structure could be modified such that the global REL1v5 release could be used, thereby bringing this up-to-date.

All the files have now been checked in, synthesis has been redone and all the rtl and netlist simulations rerun. The respective log and report files have been updated in this release.

It should also be noted that:

- A peripheral specific user guide now supercedes that of the previous supplied generic user guide.

5.2 Release 1.1 (REL1v1)

A minor modification to the state machine code within the SspMTxRxCntl block has been made to correct the operation of the Receive Time Out interrupt generation. Additional “receive time out” test patterns have been added to those already present in REL1v0 to test that the fix has been implemented correctly.

The PL022 Technical Reference Manual has been corrected for a few typing mistakes, bit ordering within tables and negation “circles” replace the “dots” in the example master-slave connection diagrams.

5.3 Release 1.0 (REL1v0)

Initial Release.

6 KNOWN ISSUES

No known issues with the release of PL022 REL1v2.

7 REVISION HISTORY

Date	Revision	Description
20-Mar-2001	REL1v0	Initial Release 1.0
05-July-2001	REL1v1	Receive Time Out Bug Fix Release 1.1
14-Feb-2002	REL1v2	REL1v2 – Correct set of bustest files, rtl fifo arrays redefined without “type” definitions.