






















XCCACE_TQ144












ACE Module



"GLOBAL RESET" SILK







PLACE CLOSE TO DDR MEMORY DEVICES

NOTE THAT CK & DQS HAVE DIFFERENTIAL TERMINATIONS.

DQ/DQS FOR COMPONENTS DO NOT HAVE ANY TERMINATION AT THE FPGA END.

THE INTENTION IS TO RELY ON SSTL18_II DCI I/O OF FPGA FOR TERMINATION.







Figure 6-68: SSTL (1.8V) Class II Termination












ETH MISC SIGNALS




22 ETH_INTR
22 ETH_CS
22 ETH_RESET
22 ETH_LCLK


22 SMB_A1
9,22 SMB_A2
9,22 SMB_A3
9,22 SMB_A4
9,22 SMB_A5
9,22 SMB_A6
9,22 SMB_A7
9,22 SMB_A8
9,22 SMB_A9
9,22 SMB_A10
9,22 SMB_A11
9,22 SMB_A12
9,22 SMB_A13
9,22 SMB_A14
9,22 SMB_A15

80
81
82
83
84
85
86
87
88
89
90
91
92
93
94




2-CH UART










파워스위치 변경
부품 디멘전에 주의 요망!!!!





EXPANSION SLOT FOR FPGA #0





FPGA INTERCONNECTION

		Bank 7		Bank 8								Bank 9		Bank 10			
23	FPGA_CON384	AT33	IO_L1P_7		IO_L32N_8	AW10	FPGA_CON320	23		D34	IO_L1P_9		IO_L32N_10	T11		FPGA_CON64	23
23	FPGA_CON385	AR33	IO_L1N_7		IO_L32P_8	AW11	FPGA_CON321	23	14	EXP_IO_64	D35	IO_L1N_9	IO_L32P_10	U12		FPGA_CON65	23
23	FPGA_CON386	AJ30	IO_L2P_7		IO_L31N_8	AV14	FPGA_CON322	23	14	EXP_IO_66	C37	IO_L2P_9	IO_L31N_10	R8		FPGA_CON66	23
23	FPGA_CON387	AK31	IO_L2N_7		IO_L31P_8	AW14	FPGA_CON323	23	14	EXP_IO_67	C38	IO_L2N_9	IO_L31P_10	R9		FPGA_CON67	23
23	FPGA_CON388	AM30	IO_L3P_7		IO_L30N_8	AJ10	FPGA_CON324	23	14	EXP_IO_68	F34	IO_L3P_9	IO_L30N_10	P7		FPGA_CON68	23
23	FPGA_CON389	AL30	IO_L3N_7		IO_L30P_8	AV10	FPGA_CON325	23	14	EXP_IO_69	F34	IO_L3N_9	IO_L30P_10	N7		FPGA_CON69	23
23	FPGA_CON390	AM31	IO_L4P_7		IO_L29N_8	AR13	FPGA_CON326	23	14	EXP_IO_70	F35	IO_L4P_9	IO_L29N_10	M6		FPGA_CON70	23
23	FPGA_CON391	AL31	IO_L4N_VREF_7		IO_L29P_8	AT13	FPGA_CON327	23	14	EXP_IO_71	G35	IO_L4N_VREF_9	IO_L29P_10	L6		FPGA_CON71	23
23	FPGA_CON392	AP24	IO_L5P_7	IO_L28N_VREF_8		AR11	FPGA_CON328	23	14	EXP_IO_72	D36	IO_L5P_9	IO_L28N_VREF_10	N8		FPGA_CON72	23
23	FPGA_CON393	AR24	IO_L5N_7		IO_L28P_8	AT11	FPGA_CON329	23	14	EXP_IO_73	D37	IO_L5N_9	IO_L28P_10	P9		FPGA_CON73	23
23	FPGA_CON394	AP32	IO_L6P_7		IO_L27N_8	AM13	FPGA_CON330	23	14	EXP_IO_74	H33	IO_L6P_9	IO_L27N_10	M7		FPGA_CON74	23
23	FPGA_CON395	AN32	IO_L6N_7		IO_L27P_8	AN14	FPGA_CON331	23	14	EXP_IO_75	H34	IO_L6N_9	IO_L27P_10	M8		FPGA_CON75	23
23	FPGA_CON396	AN30	IO_L7P_7		IO_L26N_8	AV9	FPGA_CON332	23	14	EXP_IO_76	F36	IO_L7P_9	IO_L26N_10	U13		FPGA_CON76	23
23	FPGA_CON397	AP31	IO_L7N_7		IO_L26P_8	AW9	FPGA_CON333	23	14	EXP_IO_77	F36	IO_L7N_9	IO_L26P_10	T13		FPGA_CON77	23
23	FPGA_CON398	AK29	IO_L8P_CC_LC_7	IO_L25N_CC_LC_8		AV12	FPGA_CON334	23	14	EXP_IO_78	C39	IO_L8P_CC_LC_9	IO_L25N_CC_LC_10	R11		FPGA_CON78	23
23	FPGA_CON399	AJ29	IO_L8N_CC_LC_7	IO_L25P_CC_LC_8		AW12	FPGA_CON335	23	14	EXP_IO_79	D39	IO_L8N_CC_LC_9	IO_L25P_CC_LC_10	P11		FPGA_CON79	23
23	FPGA_CON400	AT24	IO_L9P_CC_LC_7	IO_L24N_CC_LC_8		AV7	FPGA_CON336	23	14	EXP_IO_80	J32	IO_L9P_CC_LC_9	IO_L24N_CC_LC_10	G1		FPGA_CON80	23
23	FPGA_CON401	AT25	IO_L9N_CC_LC_7	IO_L24P_CC_LC_8		AV8	FPGA_CON337	23	14	EXP_IO_81	K32	IO_L9N_CC_LC_9	IO_L24P_CC_LC_10	F1		FPGA_CON81	23
23	FPGA_CON402	AW34	IO_L10P_7	IO_L23N_VRP_8		AJ11	FPGA_CON338	23	14	EXP_IO_82	G36	IO_L10P_9	IO_L23N_VRP_10	K6		FPGA_CON82	23
23	FPGA_CON403	AV34	IO_L10N_7	IO_L23P_VRN_8		AJ12	FPGA_CON339	23	14	EXP_IO_83	G37	IO_L10N_9	IO_L23P_VRN_10	J6		FPGA_CON83	23
23	FPGA_CON404	AW30	IO_L11P_7		IO_L22N_8	AT9	FPGA_CON340	23	14	EXP_IO_84	F37	IO_L11P_9	IO_L22N_10	G2		FPGA_CON84	23
23	FPGA_CON405	AW31	IO_L11N_7		IO_L22P_8	AT10	FPGA_CON341	23	14	EXP_IO_85	F38	IO_L11N_9	IO_L22P_10	G3		FPGA_CON85	23
23	FPGA_CON406	AV33	IO_L12P_7		IO_L21N_8	AJ13	FPGA_CON342	23	14	EXP_IO_86	H35	IO_L12P_9	IO_L21N_10	J5		FPGA_CON86	23
23	FPGA_CON407	AJ33	IO_L12N_VREF_7	IO_L21P_8		AV13	FPGA_CON343	23	14	EXP_IO_87	J35	IO_L12N_VREF_9	IO_L21P_10	H5		FPGA_CON87	23
23	FPGA_CON408	AP25	IO_L13P_7	IO_L20N_VREF_8		AP9	FPGA_CON344	23	14	EXP_IO_88	M30	IO_L13P_9	IO_L20N_VREF_10	L8		FPGA_CON88	23
23	FPGA_CON409	AP26	IO_L13N_7														



8 SMA_NOE

SSRAM INTERFACE

NAND FLASH

8 NDAREADY
8 NDARE
8 NDACE
8 NDACLE
8 NDAALE
8 NDA_nWE
8 NDA_D7
8 NDA_D6
8 NDA_D5
8 NDA_D4
8 NDA_D3
8 NDA_D2
8 NDA_D1
8 NDA_D0

14 EXP_IO_173
14 EXP_IO_172
14 EXP_IO_171
14 EXP_IO_170
14 EXP_IO_169
14 EXP_IO_168
14 EXP_IO_167
14 EXP_IO_166
14 EXP_IO_165
14 EXP_IO_164
14 EXP_IO_163
14 EXP_IO_162
14 EXP_IO_161
14 EXP_IO_160
14 EXP_IO_159
14 EXP_IO_158
14 EXP_IO_157
14 EXP_IO_156
14 EXP_IO_155
14 EXP_IO_154
14 EXP_IO_153
14 EXP_IO_152
14 EXP_IO_151
14 EXP_IO_150
14 EXP_IO_149
14 EXP_IO_148
14 EXP_IO_147
14 EXP_IO_146
14 EXP_IO_145
14 EXP_IO_144
14 EXP_IO_143
14 EXP_IO_142
14 EXP_IO_141
14 EXP_IO_140
14 EXP_IO_139
14 EXP_IO_138
14 EXP_IO_137
14 EXP_IO_136
14 EXP_IO_135
14 EXP_IO_134
14 EXP_IO_133
14 EXP_IO_132
14 EXP_IO_131
14 EXP_IO_130
14 EXP_IO_129
14 EXP_IO_128

VDD3V3 AD28
VDD3V3 AE25
VDD3V3 AF32
VDD3V3 AG29
VDD3V3 AI33
VDD3V3 AM34
VDD3V3 AP38
VDD3V3 AR35
VDD3V3 AU39
VDD3V3 AV36

VCCO_11
VCCO_11
VCCO_11
VCCO_11
VCCO_11
VCCO_11
VCCO_11
VCCO_11
VCCO_11
VCCO_11

U51F
INS23839244

Bank 11

IO_L1P_11
IO_L1N_11
IO_L2P_11
IO_L2N_11
IO_L3P_11
IO_L3N_11
IO_L4P_11
IO_L4N_VREF_11
IO_L5P_11
IO_L5N_11
IO_L6P_11
IO_L6N_11
IO_L7P_11
IO_L7N_11
IO_L8P_CC_LC_11
IO_L8N_CC_LC_11
IO_L9P_CC_LC_11
IO_L9N_CC_LC_11
IO_L10P_11
IO_L10N_11
IO_L11P_11
IO_L11N_11
IO_L12P_11
IO_L12N_VREF_11
IO_L13P_11
IO_L13N_11
IO_L14P_11
IO_L14N_11
IO_L15P_11
IO_L15N_11
IO_L16P_11
IO_L16N_11
IO_L17P_11
IO_L17N_11
IO_L18P_11
IO_L18N_11
IO_L19P_11
IO_L19N_11
IO_L20P_11
IO_L20N_VREF_11
IO_L21P_11
IO_L21N_11
IO_L22P_11
IO_L22N_VREF_11
IO_L23P_VRN_11
IO_L23N_VRP_11
IO_L24P_CC_LC_11
IO_L24N_CC_LC_11
IO_L25P_CC_LC_11
IO_L25N_CC_LC_11
IO_L26P_11
IO_L26N_11
IO_L27P_11
IO_L27N_11
IO_L28P_11
IO_L28N_VREF_11
IO_L29P_11
IO_L29N_11
IO_L30P_11
IO_L30N_11
IO_L31P_11
IO_L31N_11
IO_L32P_11
IO_L32N_11

VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12
VCCO_12

U51G
INS23841562

FPGA INTERCONNECTION

AT3
AU3
AT5
AT6
AP4
AP5
AP6
AR6
AM6
AM7
AR4
AT4
AR2
AR3
AU1
AU2
AR1
AT1
AK8
AL8
AL5
AM5
AN4
AN5
AJ7
AK7
AH9
AH10
AN2
AN3
AK6
AL6
AK4
AL4
AP1
AP2
AM1
AM2
AL3
AM3
AE11
AE12
AG10
AF11
AK2
AK3
AJ5
AJ6
AH4
AJ4
AH7
AG8
AF8
AF9
AK1
AJ1
AJ2
AG6
AG7
AH2
AH3
AG5
AH5

AT2
AR5
AN1
AM4
AL7
AJ3
AH6
AG9
AF12

U51G
INS23841562

Bank 13

IO_L1P_13
IO_L1N_13
IO_L2P_13
IO_L2N_13
IO_L3P_13
IO_L3N_13
IO_L4P_13
IO_L4N_VREF_13
IO_L5P_13
IO_L5N_13
IO_L6P_13
IO_L6N_13
IO_L7P_13
IO_L7N_13
IO_L8P_CC_LC_13
IO_L8N_CC_LC_13
IO_L9P_CC_LC_13
IO_L9N_CC_LC_13
IO_L10P_13
IO_L10N_13
IO_L11P_13
IO_L11N_13
IO_L12P_13
IO_L12N_VREF_13
IO_L13P_13
IO_L13N_13
IO_L14P_13
IO_L14N_13
IO_L15P_13
IO_L15N_13
IO_L16P_13
IO_L16N_13
IO_L17P_13
IO_L17N_13
IO_L18P_13
IO_L18N_13
IO_L19P_13
IO_L19N_13
IO_L20P_13
IO_L20N_VREF_13
IO_L21P_13
IO_L21N_13
IO_L22P_13
IO_L22N_13
IO_L23P_VRN_13
IO_L23N_VRP_13
IO_L24P_CC_LC_13
IO_L24N_CC_LC_13
IO_L25P_CC_LC_13
IO_L25N_CC_LC_13
IO_L26P_13
IO_L26N_13
IO_L27P_13
IO_L27N_13
IO_L28P_13
IO_L28N_VREF_13
IO_L29P_13
IO_L29N_13
IO_L30P_13
IO_L30N_13
IO_L31P_13
IO_L31N_13
IO_L32P_13
IO_L32N_13

VDD3V3 AA37
VDD3V3 P38
VDD3V3 R35
VDD3V3 T32
VDD3V3 U29
VDD3V3 U39
VDD3V3 V26
VDD3V3 V36
VDD3V3 W33


U51G
INS23841562

Bank 14


IO_L32N_14
IO_L32P_14
IO_L31N_14
IO_L31P_14
IO_L30N_14
IO_L30P_14
IO_L29N_14
IO_L29P_14
IO_L28N_VREF_14
IO_L28P_14
IO_L27N_14
IO_L27P_14
IO_L26N_14
IO_L26P_14
IO_L25N_CC_LC_14
IO_L25P_CC_LC_14
IO_L24N_CC_LC_14
IO_L24P_CC_LC_14
IO_L23N_VRP_14
IO_L23P_VRN_14
IO_L22N_14
IO_L22P_14
IO_L21N_14
IO_L21P_14
IO_L20N_VREF_14
IO_L20P_14
IO_L19N_14
IO_L19P_14
IO_L18N_14
IO_L18P_14
IO_L17N_14
IO_L17P_14
IO_L16N_14
IO_L16P_14
IO_L15N_14
IO_L15P_14
IO_L14N_14
IO_L14P_14
IO_L13N_14
IO_L13P_14
IO_L12N_VREF_14
IO_L12P_14
IO_L11N_14
IO_L11P_14
IO_L10N_14
IO_L10P_14
IO_L9N_CC_LC_14
IO_L9P_CC_LC_14
IO_L8N_CC_LC_14
IO_L8P_CC_LC_14
IO_L7N_14
IO_L7P_14
IO_L6N_14
IO_L6P_14
IO_L5N_14
IO_L5P_14
IO_L4N_VREF_14
IO_L4P_14
IO_L3N_14
IO_L3P_14
IO_L2N_14
IO_L2P_14
IO_L1N_14
IO_L1P_14

VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14
VCCO_14



U51G
INS23841562




POWER GROUND




SSRAM INTERFACE








SANGHWA FPGA PLATFORM FPGA0 POWER VCC0			
Title			
Size A3	Document Number <Doc>	Rev 1.0	
Date:	Thursday, August 10, 2006	Sheet	20 of 26

DYNAMIC MEMORY INTERFACE







VIRTEX-4 FPGA
POWER GROUND

