



TPDN90G3 V. 130A RELEASE NOTE

☒ Adopt new version for all new tape out and all designs immediately
 ☐ Adopt new version for all designs, both on going and new start
 ☐ Adopt new version for new design start
 ☐ No action required

1. LIBRARY INFORMATION

Library Name: *TPDN90G3*

Library Version: 130

Release Note Version: A

Library Type: Standard I/O

Technology: *90NM LOGIC GENERAL PURPOSE 1P9M SALICIDE 1.0V/3.3V (CLN90G)*

Library Status: *Silicon Proven*

Design Rule: T-N90-LO-DR-001 v1.3

Spice model: T-N90-LO-SP-003 v1.3

DRC runset: T-N90-LO-DR-001-C1 v1.3a

LVS runset: T-N90-CL-LS-001-C1 v1.2b

LPE runset: T-N90-LO-SP-002-B1 v1.4b

Cell number: 31 (18 I/O cells + 1 corner +6 fillers + 6 bonding pads)

2. UPDATE HISTORY

Date	Version	Changes	Customers action recommended									
12/22/04	130A	1. Update the library to comply with design rule V1.3	Adopt new version for all new tape out and all designs immediately									
2/24/04	110A	1. Silicon proven.	Adopt new version for all new tape out and all designs immediately									
		2. Update design rule to V1.1										
		3. Adopted to V1.0 Spice/LVS & re-char. (Using BSIM4 model & including LOD effect)										
		4. Remove Star-DC (sdc) kit										
		5. Add CeltIC CDB (ctc) kit										
		6. Include input enable (IE) function										
		<table><tr><td>PAD</td><td>IE</td><td>C</td></tr><tr><td>x</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>		PAD	IE	C	x	0	0	0	1	0
PAD	IE	C										
x	0	0										
0	1	0										
1	1	1										

		7. Change cell name & configuration		
		V100B:	V110A:	
		PDCLCDG_33	PDC0204CDG_33	
		PDCMCDG_33	PDC0816CDG_33	
		PDCHCDG_33	PDC1224CDG_33	
		PDSLCDG_33	PDS0204CDG_33	
		PDSMCDG_33	PDS0816CDG_33	
		PDSHCDG_33	PDS1224CDG_33	
		PRCMCDG_33	PRC0816CDG_33	
		PRCHCDG_33	PRC1224CDG_33	
		PRSMCDG_33	PRS0816CDG_33	
		PRSHCDG_33	PRS1224CDG_33	
		PVDD1CDG_33	PVDD1CDG_33	
		PVDD2CDG_33	PVDD2CDG_33	
		PVDD2POC_33	PVDD2POC_33	
		PVSS1CDG_33	PVSS1CDG_33	
		PVSS2CDG_33	PVSS2CDG_33	
		PVSS3CDG_33	PVSS3CDG_33	
		PXOE1CDG_33	PXOE1CDG_33	
		PXOE2CDG_33	PXOE2CDG_33	
		PCORNER_33	PCORNERG_33	
		PFEED0_005_33	PFEED0005G_33	
		PFEED0_01_33	PFEED001G_33	
		PFEED0_1_33	PFEED01G_33	
		PFEED0_5_33	*	
		PFEED1_33	PFEED1G_33	
		PFEED5_33	PFEED5G_33	
		*	PFEED10G_33	
		PFEED35_33	PFEED35G_33	
		PADIZ40_33	PAD40N_33	
		PADOZ40_33	PAD40G_33	
		PADIZ45_33	PAD45N_33	
		PADOZ45_33	PAD45G_33	
		PADLZ60_33	PAD60G_33	
		PADLZ85_33	PAD85G_33	
05/5/03	100A	1. Update design rule to v0.3		Adopt new version for all new tape out and all designs immediately
		2. Update spice model to v0.3		
		3. Revise PVDD1CDG to use thick oxide ESD trigger circuit due to leakage		
		4. Remove VDD-VDDPST diode in PVDD1CDG		
		5. Add tie high resistor in PVDD2POC		
		6. Change OD2 to OD33		
		7. Add dummy MT/OD/PO blockage layer		

		8. Re-layout metal above double guard ring	
		9. Improve driving capability	
		10. Remove Poly & Pimp under PAD	
		11. Add POC PMOS metal option to reduce leakage	
		12. Reduce OD&OD33 density	
07/03/02	020A	First Release	Adopt new version for all new tape out and all designs immediately

3. DESIGN KIT VERSION DEPENDENCY TABLE

The following table shows the valid combinations of design-kit versions

<i>rln</i>	<i>gds</i>	<i>gdf</i>	<i>spi</i>	<i>apf</i>	<i>apt</i>	<i>sef</i>	<i>set</i>	<i>syn</i>	<i>vlg</i>	<i>vit</i>	<i>sdc</i>	<i>mdt</i>	<i>doc</i>	<i>lpe</i>	<i>ibs</i>	<i>ctc</i>
130a	130a	-	130a	130a	130a	130a	-	130a	130a	130a	-	130a	130a	130a	130a	130a
110a	110a	-	110a	110a	110a	110a	-	110a	110a	110a	-	110a	110a	110a	-	110a
100a	100a	-	100a	100a	100a	100a	-	100a	100a	100a	100a	100a	100a	100a	-	-
020a	020a	-	020a	020a	020a	020a	-	020a	020a	020a	020a	020a	020a	020a	-	-

rln = release note

gds = GDSII layout view

gdf = GDSII phantom view

spi = Spice/lvs netlist

apf = Apollo FRAM (phantom) view

apt = Apollo FRAM and CEL (layout) view

sef = Silicon Ensemble LEF (phantom) view

set = Silicon Ensemble LEF and Virtuso (layout) view

syn = Synopsys

vlg = Verilog

vit = Vital (VHDL)

sdc = Star-DC

mdt = Mentor DFT (Fastscan, DFT advisor)

doc = Documents (Datasheets)

lpe = Layout Parasitic Extracted Spice Netlist

ibs = ibis model file

ctc = Celtic CDB view

4. CHARACTERIZATION CONDITIONS

TYPICAL	BEST	WORST	LOW-TEMP
VDDIO=3.3Volt	VDDIO=3.6Volt	VDDIO=3.0Volt	VDDIO=3.6Volt
VDDCORE=1.0Volt	VDDCORE=1.1Volt	VDDCORE=0.9Volt	VDDCORE=1.1Volt
Temp=25C	Temp=0C	Temp=125C	Temp= -40C
Process=	Process=	Process=	Process=
NMOS: Typical	NMOS: Fast	NMOS: Slow	NMOS: Fast
PMOS: Typical	PMOS: Fast	PMOS: Slow	PMOS: Fast

5. KNOWN PROBLEMS AND LIMITATIONS

- Please do not use smaller filler cells to fill large I/O spacing. DRC errors will be reported if small fillers are inserted to large spacing.
- TLF files were derived from Synopsys .lib files; however, the CT-GEN requires a non-decreasing trend in delay table when loading increases. Therefore, the TLF files in this library had been fixed to meet this requirement. Users can generate his/her own TLF files directly from the Synopsys .lib files using the Cadence utility "syn2tlf" if needed.
- All types of resistor are recognized as user defined devices (X-card) in new layout versus schematic check (LVS, V1.0). Please include the file 'source_added' provided by LVS runset into the customers' final source netlist when performing LVS check.

6. SPECIAL NOTES

- a. Please use V04.40-PO31 or newer version of celtic for cdb kits.
- b. The library contains a cell named PVDD2POC_33 for POC33 (power on control) signal generation.

It is MANDATORY to implement “one and only one” PVDD2POC_33 cell per separated

digital I/O domain. This can be achieved by replacing “one” PVDD2CDG_33 cell with “one” PVDD2POC_33 cell per each separated digital I/O domain. Forgetting to do so would result in a floating POC33 rail, which would affect the functions of I/O buffers, and would in turn jeopardize the whole chip performance.

- c. Spice netlist tpdn90g3_1_2.spi is for separated GND (VSS and VSSPST33) application, and tpdn90g3_3.spi is suitable for same core and I/O GND application.

7. LIBRARY CONTENTS

Cell List: (18 I/O cells + 1 corner + 6 fillers + 6 bonding pads)

I/O Cells:	Corner Cell:	Pad Cells:	Fillers:
pdc1224cdg_33 pdc0816cdg_33 pdc0204cdg_33 pds1224cdg_33 pds0816cdg_33 pds0204cdg_33 prc1224cdg_33 prc0816cdg_33 prs1224cdg_33 prs0816cdg_33 pvdd1cdg_33 pvdd2cdg_33 pvdd2poc_33 pvss1cdg_33 pvss2cdg_33 pvss3cdg_33 pxoe1cdg_33 pxoe2cdg_33	pcornerg_33	pad40n_33 pad40g_33 pad45n_33 pad45g_33 pad60g_33 pad85g_33	pfeed0005g_33 pfeed05g_33 pfeed1g_33 pfeed5g_33 pfeed10g_33 pfeed20g_33

8. TAPE-OUT LAYER INFORMATION

- a. Please closely follow TSMC 90nm CMOS Logic 1P9M Salicide 1.0V/3.3V Masking Layers and Bias document.
- b. Please refer to Chapter of “Library Integration Notes” of TSMC I/O Application Note for general tape-out information.
- c. It is required to tape out with layers listed in the following table. For the rest of layers necessary for tape out, please refer to TSMC 90nm CMOS Logic 1P9M Salicide 1.0V/3.3V Masking Layers and Bias document.

(Continued on the following page)

TSMC STANDARD I/O LIBRARY TPDN90G3

Tape Out Layer Name	Layer Number			
	6ML Tape Out	7ML Tape Out	8ML Tape Out	9ML Tape Out
NWELL	3	3	3	3
OD	6	6	6	6
NT_N	11	11	11	11
OD_33	15	15	15	15
POLYG	17	17	17	17
PIMP	25	25	25	25
NIMP	26	26	26	26
RPO	29	29	29	29
CONT	30	30	30	30
Metal 1	31	31	31	31
Via 1	51	51	51	51
Metal 2	32	32	32	32
Via 2	52	52	52	52
Metal 3	33	33	33	33
Via 3	53	53	53	53
Metal 4	34	34	34	34
Via 4	54	54	54	54
Metal 5	35	35	35	35
Via 5	55	55	55	55
Metal 6	36	36	36	36
Via 6	-	56	56	56
Metal 7	-	37	37	37
Via 7	-	-	57	57
Metal 8	-	-	38	38
Via 8	-	-	-	58
Metal 9	-	-	-	39
Passivation (CB)	43	43	43	43
RHDMY	117	117	117	117
ESD3DMY	147	147	147	147