

*. SE-IP FPGA Evaluation scheme

