## SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

D2661, APRIL 1982-REVISED MARCH 1988

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

**SDLS011** 

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of ~55°C to 125°C. The SN74LS112A and SN74S112A are characterized for operation from 0°C to 70°C.

#### FUNCTION TABLE (each flip-flop)


	IN	ουτ	PUTS			
PRE	CLR	CLK	J	K	a	<u>a</u>
L	Н	X	Х	Х	Н	Ĺ
н	L	×	Х	X	L	Н
L	L	X	Х	Х	H <sup>†</sup>	H <sup>†</sup>
н	Н	1	L	L	ΩO	ᾱo
Н	Н	1	Н	L	Н	L
Н	H	1	L	н	L	н
н	Н	1	Н	н	TOG	GLE
Н	H	Н	_ X	x	αo	₫o

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels for VOH if the lows at preset and clear are near VIL minimum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN54LS112A, SN54S112 . . . J OR W PACKAGE SN74LS112A, SN74S112A . . . D OR N PACKAGE (TOP VIEW)


_	_		
1CLK[	]1	$\bigcup_{16}$	□vcc
1K [	]2	15	1 CLR
1J[	3	14	2CLR
1PRE	4	13	2CLK
10[	]5	12	<u></u> 2κ
10[	]6	11	2J
20 [	7	10	2PRE
GND [	8	9	20

SN54LS112A, SN54S112...FK PACKAGE (TOP VIEW)



NC-No internal connection

#### logic symbol‡




<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

## SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

logic diagrams (positive logic)




#### SN54S112, SN74LS112A




### schematics of inputs and outputs

'LS112A



#### SN54S112, SN74S112A



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: 'LS112A	7 V
SN54LS112, SN74LS112A	5 V
Operating free-air temperature range: SN54' 55 °C to 125	°C
SN74'	l°C
Storage temperature range65 °C to 150	°C

NOTE 1: Voltage values are with respect to network ground terminal.

## SN54LS112A, SN74LS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

### recommended operating conditions

			SN	154LS11	2A	SN74LS112A			UNIT
			MIN NOM MAX			MIN	NOM MAX		UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViΗ	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	٧
ЮН	High-level output current			-	-0.4			-0.4	mΑ
lOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
	Pulse duration	CLK high	20			20			
t <sub>W</sub>	ruise duration	PRE or CLR low	25			25			ns
		Data high or low	20			20			
t <sub>su</sub>	Set up time-before CLK↓	CLR inactive	25			25			ns
		PRE inactive	20			20			
th	Hold time-data after CLK1		0			0			∩\$
TA	Operating free-air temperature		- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	CONDITIONS	•	SI	N54LS11	I2A	SI			
		TEST CONDITIONS†			MIN	TYP!	MAX	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			1.5	V
Vон		V <sub>CC</sub> = MIN, I <sub>OH</sub> = -0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> ≠ MAX,	2.5	3.4	·	2.7	3.4		V
1.0		V <sub>CC</sub> = MIN, IOL = 4 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,		0.25	0.4		0.25	0.4	v
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,					0.35	0.5	1
	J or K						0.1			0.1	
ή	CLR or PRE	V <sub>CC</sub> = MAX,	$V_{I} = 7 V$				0.3			0.3	mA
	CLK	1					0.4			0.4	
	J or K						20			20	
ΉΗ	CLR or PRE	V <sub>CC</sub> = MAX,	$V_{\parallel} = 2.7 \text{ V}$				60			60	μА
	CLK	T					80			80	
1	J or K	VCC = MAX,	V 0 4 V			_	-0.4			-0.4	mA
IIL.	All other	VCC = WAX,	VI = 0.4 V				-0.8			-0.8	IIIA
los§		V <sub>CC</sub> = MAX,	see Note 2		20		- 100	- 20		- 100	mΑ
ICC (1	otal)	V <sub>CC</sub> = MAX,	see Note 3			4	6	··-	4	6	mА

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTES: 2. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with  $V_0 = 2.25$  V and 2.125 V for the '54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

<sup>3.</sup> With all outputs open, ICC is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN	ТҮР	мах	UNIT	
fmax					30	45		MHz
tPLH	CLR. PRE or CLK	Q or Q	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 15 pF		15	20	กร
t <sub>PHL</sub>	CLM, FRE OF CLK	u or u				15	20	пs

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

## SN54S112, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

## recommended operating conditions

			SN54S112			SN74S112A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8	Ī		0.8	V
ЮН	High-level output current				- 1			- 1	mA
loL	Low-level output current				20			20	mA
		CLK high	6			6			
tw	Pulse duration	CLK low	6.5			6.5			пѕ
		PRE or CLR low	8			8			
t <sub>SU</sub>	Set up time-before CLK1	Data high or low	7			7			ns
th	Hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST CONDITIONS†		5	N5481	12	SI	UNIT			
PA	RAMETER	IESI	CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIS
VIK		V <sub>CC</sub> = MIN,	II = -18 mA				-1.2			-1.2	٧
Voн		V <sub>CC</sub> = MIN, I <sub>OH</sub> = -1 mA	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		>
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 20 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> ~ 0.8 V,			0.5			0.5	٧
I <sub>I</sub>		V <sub>CC</sub> = MAX.	V <sub>1</sub> = 5.5 V				1			1	mA
	J or K	)/ MAY	V 2.7 M				50			50	μА
ΉН	All other	V <sub>CC</sub> = MAX,	V  = 2.7 V				100			100	μΑ
	JorK						-1.6			-1.6	,
	CLR <sup>§</sup>	V <sub>CC</sub> = MAX,	V A E V				<b>-7</b>			-7	mΑ
ΙΙΓ	PRE §	ACC = MAY	VI = 0.5 V				-7			<b>-7</b>	ША
	CLK	1					-4			- 4	
los¶		V <sub>CC</sub> = MAX			-40		- 100	- 40		~100	mA
Icc#		V <sub>CC</sub> = MAX,	see Note 3			15	25		15	25	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

<sup>§</sup>Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

<sup>#</sup>Values are average per flip-flop.

NOTE 3: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

## switching characteristics, VCC = 5 V, TA = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				80	125		MHz
tPLH	PRE or CLR	Q or Q			4	7	ns
<b>*</b> 5	PRE or CLR (CLK high)	Q or Q	B 200.0 0 = 15 55		5	7	
tPHL	PRE or CLR (CLK low)		$R_L = 280 \Omega$ , $C_L = 15 pF$		5	7	ns
<sup>t</sup> PLH	CLK	Q or $\overline{\mathbf{Q}}$	]		4	7	ns
t <sub>PHL</sub>	CER				5	7	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated