SN54LS114A, SN54S114, SN74LS114A, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

MARCH 1973-REVISED MARCH 1988

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Ceramic Carriers and Flat Packages in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.


The SN54LS114A and SN54S114 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $\,^{\circ}\text{C}$. The SN74LS114A and SN74S114A are characterized for operation from 0 $\,^{\circ}\text{C}$ to 70 $\,^{\circ}\text{C}$.

FUNCTION TABLE


	IN	PUTS			ООТ	PUTS
PRE	CLR	CLK	J	K	Q	Q
L.	H	Х	Х	Х	Н	L
H	L	×	Х	X	L.	Н
L	L	x	Х	х	Нţ	н†
Н	Н	1	L	Ł	00	₫ο
Н	Н	1	н	L	Н	L
Н	Н	1	L	н	L	н
н	Н	1	Н	н	TOG	GLE
Н	Н	Н	X	Х	ao	\overline{a}_0

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} minimum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN54LS114A, SN54S114 . . . J OR W PACKAGE SN74LS114A, SN74S114A . . . D OR N PACKAGE (TOP VIEW)




SN54LS114A, SN54S114 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol[‡]




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN54LS114A, SN54S114, SN74LS114A, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

logic diagram (positive logic)

'LS114A




SN54S114, SN74S114A




schematics of inputs and outputs

'LS114A



SN54S114, SN74S114A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage: 'LS114A	
SN54S114, SN74S114A	5.5 V
Operating free-air temperature range: S	√54' 55°C to 125°C
S	N74' 0°C to 70°C
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

SN54LS114A, SN74LS114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

recommended operating conditions

			SN	154LS11	4A	SN74LS114A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage		2			2			V
V_{FL}	Low-level input voltage	···			0.7			0.8	V
loн	High-level output current				~0.4			-0.4	mA
loL	Low-level output current				4			8	mA
f _{clock}	Clack frequency		0		30	0		30	MHz
	Pulse duration	CLK	20			20			
^t w	Pulse duration	PRE or CLR low	25			25			ns
		Data high or low	20			20			
t _{su}	Set up time-before CLK1	CLR inactive	25			25			ns
		PRE inactive	20		<u> </u>	20			
th	Hold time-data after CLK1		0			0			ns
TA	Operating free-air temperature		 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SN	SN54LS114A			SN74LS114A			
FARA	(IAIC I EU	16	ST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT	
VįĶ		V _{CC} = MIN,	lį = −18 mA				- 1.5			-1.5	V	
∨он		V _{CC} = MIN, I _{OH} = -0.4 mA	V _{IH} = 2 V,	V _{IL} = MAX,	2.5	3.4		2.7	3.4		٧	
.,		V _{CC} ≠ MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	v	
VOL		V _{CC} = MIN, I _{OL} = 8 mA	V _{IL} = MAX,	V _{IH} = 2 V,					0.35	0.5		
	J or K	-					0.1			0.1		
t.	CLR	V _{CC} = MAX,	V ₁ = 7 V			•	0.6			0.6	4	
ij	PRE						0.3			0.3	mA	
	CLK						0.8			0.8		
	J or K						20			20		
1	CLR],, ,,,,,,,	V ≈ 2.7 V				120			120		
lН	PRE	VCC = WAX,		ĺ			60			60	μА	
	CLK			İ			160			160		
	JorK						-0.4			-0.4		
1	CLR	V _{CC} = MAX.	V. 0.4.V	į			-1.6	·		-1.6		
ΙIГ	PRE	VCC = MAX.	v = 0.4 V]			-0.8			-0.8	mΑ	
	CLK			İ	•		-1.6			-1.6		
los §		V _{CC} = MAX,	See Note 2		- 20		- 100	- 20		- 100	mA	
ICC (T	otal)	V _{CC} = MAX,	See Note 3			4	6		4	6	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTES: 2. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the '54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

^{3.} With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

SN54LS114A, SN74LS114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$ (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDI	MIN	ТҮР	MAX	UNIT	
fmax					30	45		MHz
[†] PLH	ČLR, PRE or CLK	Q or Q	$R_{L} = 2 k\Omega$,	Ըլ ≖ 15 pF		15	20	ns
¹ PHL						15	20	ກຣ

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

SN54S114, SN74S114A DUAL J.K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

recommended operating conditions

			S	N54S11	14	SN74S114A			
			MIN	NOM	MAX	MIN	MOM	MAX	UNIT
Vcc	Supply voltage	, , , , , , , , , , , , , , , , , , , 	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			0.8	٧
Іон	High-level output current				– 1			– 1	mΑ
lOL.	Low-level output current	***		-	20			20	mΑ
		CLK	6			6			
tw	Pulse duration	CLK low	6.5			6.5			ns
		PRE or CLR low	8			8			
tşu	Setup time	Data high or low	7			7			ns
th	Hold time-data after CLK↓		0		-	0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			8	N54S1	14	SI			
FARE	MAIELEU		EST COMPITIONS.	·	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		VCC = MIN.	lj = -18 mA				-1.2			-1.2	V
Vон		V _{CC} = MIN, I _{OH} = -1 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.5	3.4		2.7	3.4		V
VoL		V _{CC} = MIN, I _{OL} = 20 mA	$V_{IH} = 2 V$,	V _{IL} = 0.8 V,			0.5			0.5	٧
lj		V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
	Jork		V ₁ = 2.7 V				50			50	
۱н	ÇLR	Voc - Max					200			200	^
чн	PRE	VCC - WAX					100			100	μΑ
	CŁK						200			200	
	J or K						- 1.6			- 1.6	
1	CLR	V _{CC} = MAX,	V 05V				- 14			- 14	mA
ΙΙΓ	PRE	Ψ <u></u> <u></u>	V → 0.5 V				-7			-7	mA
	CLK						-8			-8	
los §		V _{CC} = MAX	·		- 40		- 100	- 40	•	- 100	mΑ
ICC#		VCC = MAX,	See Note 3			15	25		15	25	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

[#]Values are average per flip-flop.

NOTE 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

SN54S114, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

switching characteristics, VCC - 5 V, TA = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				80	125		MHz
tPLH	PRE or CLR	Q or Q]		4	7	ns
	PRE or CLR (CLK high)	Ū or Ω] B 2000 0 15 5		5	7	
tPHL to the total terms of the	PRE or CLR (CLK low)	u or u	$R_L = 280 \Omega, \qquad C_L = 15 pF$		5	7	ns
tpLH	CLK	Q or Ō			4	7	ns
t _{PHL}	CEN	u or u			5	7	пs

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated