Dependable Texas Instruments Quality and Reliability

### description

The '107 contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '107 is a positive pulse-triggered flip-flop. The J-K input data is loaded into the master while the clock is high and transferred to the slave and the outputs on the high-to-low clock transistion. For these devices the J and K inputs must be stable while the clock is high.

The 'LS107A contain two independent negative-edge-triggered flip-flops. The J and K inputs must be stable prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the  $\overline{\mathbf{Q}}$  output high.

The SN54107 and the SN54LS107A are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $\,^{\circ}\text{C}$ . The SN74107 and the SN74LS107A are characterized for operation from 0 $\,^{\circ}\text{C}$  to 70 $\,^{\circ}\text{C}$ .

EADINGS-UNIVERS


Pinted Table Body Co

· Body Copy


SN54107, SN54LS107A . . . J PACKAGE SN74107 . . . N PACKAGE SN74LS107A . . . D OR N PACKAGE (TOP VIEW)

11 β (Δ ⊨

t 2 T



SN54LS107A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

107
FUNCTION TABLE

	INPU	OUTF	UTS		
CLR	CLK	j	К	d	ā
L	x	X	Х	L	Н
н	л	L	L	<b>Q</b> 0	$\overline{a}_0$
Н	Τ	H	L	Н	L
Н	л	L	Н	L	Н
Н	ъ	Н	Н	TOG	GLE

'LS107A FUNCTION TABLE

	INPU	OUTF	UTS		
CLR	CLK	J	К	a	₫
L	×	X	Х	L	Н
н	1	L	L	$\sigma^0$	$\bar{a}_0$
Н	4	Н	L	н	L
Н	1	L	Н	L	Н
н	4	Н	Н	TOG	GLE
н	Н	X	X	$\alpha_0$	$\overline{a}_0$

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

1 Capel

ps) -4

2-319


**TL** Devices





ower case)

7-11-12C





**′107** 


'LS107A


†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

### schematic of inputs and outputs









### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage-VCC (see Note 1)	
Input voltage: '107	
'LS107A	
Operating free-air temperature range: SN54'	– <b>55°C</b> to 125°C
SN74'	0°C to 70°C
Storage temperature range	$\dots -65^{\circ}$ C to $150^{\circ}$ C

ial Caps

NOTE 1: Voltage values are with respect to network ground terminal.

## SN54107, SN74107 **DUAL J.K FLIP FLOPS WITH CLEAR**

### recommended operating conditions

				SN54107			SN74107		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			8.0	V
ЮН	High-level output current				- 0.4			- 0.4	mA
loL	Low-level output current				16			16	mA
		CLK high	20			20			
tw	Pulse duration	CLK low	47			47			ns
		CLR low	25			25			
t <sub>su</sub>	Input setup time before CLK↑		0			0			ns
th	Input hold time-data after CLK†		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752		TEST CONDITIONS†			SN5410	7	SN7410		7	UNIT	
PAF	RAMETER	TEST CONDITIONS			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 12 mA				- 1.5			- 1.5	V
Voн		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	2.4	3.4		2.4	3.4		V
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,		0.2	0.4		0.2	0.4	٧
Ц		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	J or K	14 MANY	V <sub>I</sub> = 2.4 V				40			40	
lΉ	All other	$V_{CC} = MAX$ ,	V   = 2.4 V				80			80	μΑ
	J or K	1/ 1/1/2	V = 0.4 V				- 1.6			- 1.6	mA
ΙΙL	All other	$V_{CC} = MAX$ ,	$V_{\parallel}$ = 0.4 $V$				- 3.2			- 3.2	I IIIA
los§		V <sub>CC</sub> = MAX			- 20		<b>– 57</b>	- 18		<b>–</b> 57	mA
Icc¶	***	V <sub>CC</sub> = MAX,	See Note 2			10	20		10	20	mA

 $<sup>^\</sup>dagger For$  conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
fmax	·			15	20		MHz	
<sup>t</sup> PLH	CLR	<u> </u>			16	25	ns	
t <sub>PHL</sub>	CLK	Q	$R_L = 400 \Omega$ , $C_L = 15 pF$		25	40	ns	
tPLH	CLK					16	25	ns
<sup>t</sup> PHL		CLK Q or $\overline{Q}$			25	40	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 ° C.

<sup>§</sup>Not more than one output should be shorted at a time.

<sup>¶</sup>Average per flip-flop.

NOTE 2: With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is

## SN54LS107A, SN74LS107A DUAL J-K FLIP-FLOPS WITH CLEAR

### recommended operating conditions

			S	SN54LS107A			SN74LS107A		
			MIN	NOM	MAX	MIN	NOM	MAX	TINU
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			8.0	V
lон	High-level output current				- 0.4			- 0.4	mA
loL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
	Pulse duration	CLK high	20			20			
t <sub>w</sub>	Pulse duration	CLR low	25			25			ns
	Setup time before CLK	data high or low	20			20			
<sup>t</sup> su	Setup time before CLK↓	CLR inactive	25			25			ns
th	Hold time-data after CLK↓	<u> </u>	0	**********		0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ВΛ	RAMETER		EST CONDITIO	net	SN	154LS10	7A	SN	174LS10	7A	LINUT
_ FA	NAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = — 18 mA				<b>– 1.5</b>			- 1.5	٧
Voн		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		V
V/a.		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,		0.25	0.4		0.25	0.4	V
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	VIL = MAX,	V <sub>IH</sub> = 2 V,			,		0.35 0.5		V
	J or K						0.1			0.1	
41	CLR	$V_{CC} = MAX$ ,	V <sub>1</sub> = 7 V				0.3			0.3	mA
	CLK						0.4			0.4	
	J or K						20			20	
ЧΗ	CLR	V <sub>CC</sub> = MAX,	$V_1 = 2.7 V$				60			60	μΑ
	CLK						80			80	
lu.	J or K	V <sub>CC</sub> = MAX,	., V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	^
lır.	CLR or CLK	ACC - MAY	V   ~ 0.4 V				- 0.8			- 0.8	mA
IOS§		V <sub>CC</sub> = MAX,	See Note 4		- 20		<b>– 100</b>	- 20		<b>– 100</b>	mA
Icc (	Total)	V <sub>CC</sub> = MAX,	See Note 2			4	6		4	6	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COM	MIN	TYP	MAX	UNIT	
fmax					30	45		MHz
t <b>P</b> LH	CLR or CLK	Q or $\overline{\mathbf{Q}}$	$R_L = 2 k\Omega$ ,	C <sub>L</sub> ≃ 15 pF		15	20	ns
<sup>t</sup> PHL	CLROICER	2012				15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q, outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with  $V_0 = 2.25$  V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated