Design Journal

Week 6-7

24/10/2024 SUBGROUP B z5592274

Overview

Both teams have been working on completing a final product for acceptance testing, being in the "assembly phase" of the project. The 3D design is complete, and we are all looking to get our circuits synthesised onto veroboards. The Gannt chart below outlines our roles coming up to this milestone.

PROJECT TITLE DESNITOO: EE&T SUBGROUP TASK TITLE TASK OWNER STAFF DATE DUE DATE SUBGROUP TASK TITLE TASK OWNER STAFF DATE WEEK 1 WEEK 1 WEEK 2 WEEK 3 WEEK 6 WEEK 6 WEEK 6 WEEK 7 WEEK 1 WEEK 2 WEEK 5 WEEK 6 WEEK 7 WEEK 5 WEEK 6 WEEK 7 WEEK 1 WEEK 6 WEEK 6 WEEK 6 WEEK 6 WEEK 7 WEEK 6 WEEK 6 WEEK 7 WEEK 6 WEEK 6 WEEK 9 WEEK 9 WEEK 9 WEEK 10 WEEK 1 WEEK 1 WEEK 1 WEEK 1 WE


Personal Tasks

Due to my background in hobbyist electronics, I have taken on a simulator and synthesis role within the group. I do the 'pickup' through my understanding of theory if anything doesn't work or connect. I have been using EasyEDA and LTSpice for many of my simulations and schematics. I am also responsible for the LED's.


Over the last two weeks I have:

- Been determining a reliable method of AoA (angle of arrival) calculation, working alongside Matthew Shih's circuit. I have modelled it and simulated it in EasyEDA
 - His circuit can be made much smaller upon inspection, and I believe it will benefit from a voltage averager (as seen in the rough draft below,) where LED's are strictly on or off, determined by BJT's going into the base. Below is the rough


idea for what will likely be implemented.



 Modelled Aaron See's schematic and am looking at methods to prevent saturation of the op-amp's. Below was his approach:
 Filter:



Input Sensor Diagram:



- Compiled all information and datasheets for each individual component into a USB for easy access to ensure power ratings and other key information is followed.
- Soon to solder all of the key (non-volatile) circuits to veroboards.

Challenges

Component Organisation

- People in my team, and people who are not will take a part and forget to return it. I need to go to JayCar to get more photodiodes tomorrow so that they can be soldered on.
- Electret microphone wire is missing. This is a problem, however with our IR range we can still complete acceptance testing without it.

Synthesis

- Some teammates are still not fully done with their circuits, so I have to fill in and help out as we are facing a major deadline.
- By some twist of fate every teammate in our group uses different simulation softwares, so I'm localising them all into EasyEDA.

Resources

 We are using near the maximum amount of op-amps by implementing the comparator, which is concerning as it could take away from the amplification stage.

Coming up

Acceptance testing on Monday. I suspect there will be weekend "overtime" working on the rectifiers. However, each subgroup has agreed to create a soft deadline where we present our work to one another over the weekend, including our presentations, as preparation. I think that wrapping everything up will be tough, but doable.