

MIT 6.191 (6.004) ISA Reference Card: Instructions

| Instruction | Syntax | Description | Execution |
|-------------|-------------------------------------------------------|----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| LUI | lui <i>rd</i> , <i>luiConstant</i> | Load Upper Immediate | $\text{reg}[\text{rd}] \leftarrow \text{luiConstant} \ll 12$ |
| JAL | jal <i>rd</i> , <i>label</i> | Jump and Link | $\text{reg}[\text{rd}] \leftarrow \text{pc} + 4$ $\text{pc} \leftarrow \text{label}$ |
| JALR | jalr <i>rd</i> , <i>offset(rs1)</i> | Jump and Link Register | $\text{reg}[\text{rd}] \leftarrow \text{pc} + 4$ $\text{pc} \leftarrow \{(\text{reg}[\text{rs1}] + \text{offset})[31:1], 1'b0\}$ |
| BEQ | beq <i>rs1</i> , <i>rs2</i> , <i>label</i> | Branch if = | $\text{pc} \leftarrow (\text{reg}[\text{rs1}] == \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$ |
| BNE | bne <i>rs1</i> , <i>rs2</i> , <i>label</i> | Branch if \neq | $\text{pc} \leftarrow (\text{reg}[\text{rs1}] != \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$ |
| BLT | blt <i>rs1</i> , <i>rs2</i> , <i>label</i> | Branch if < (Signed) | $\text{pc} \leftarrow (\text{reg}[\text{rs1}] <_s \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$ |
| BGE | bge <i>rs1</i> , <i>rs2</i> , <i>label</i> | Branch if \geq (Signed) | $\text{pc} \leftarrow (\text{reg}[\text{rs1}] >_s \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$ |
| BLTU | bltu <i>rs1</i> , <i>rs2</i> , <i>label</i> | Branch if < (Unsigned) | $\text{pc} \leftarrow (\text{reg}[\text{rs1}] <_u \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$ |
| BGEU | bgeu <i>rs1</i> , <i>rs2</i> , <i>label</i> | Branch if \geq (Unsigned) | $\text{pc} \leftarrow (\text{reg}[\text{rs1}] >_u \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$ |
| LB | lb <i>rd</i> , <i>offset(rs1)</i> | Load Byte | $\text{reg}[\text{rd}] \leftarrow \text{signExtend}(\text{mem}[\text{addr}])$ |
| LH | lh <i>rd</i> , <i>offset(rs1)</i> | Load Half Word | $\text{reg}[\text{rd}] \leftarrow \text{signExtend}(\text{mem}[\text{addr} + 1 : \text{addr}])$ |
| LW | lw <i>rd</i> , <i>offset(rs1)</i> | Load Word | $\text{reg}[\text{rd}] \leftarrow \text{mem}[\text{addr} + 3 : \text{addr}]$ |
| LBU | lbu <i>rd</i> , <i>offset(rs1)</i> | Load Byte (Unsigned) | $\text{reg}[\text{rd}] \leftarrow \text{zeroExtend}(\text{mem}[\text{addr}])$ |
| LHU | lhu <i>rd</i> , <i>offset(rs1)</i> | Load Half Word (Unsigned) | $\text{reg}[\text{rd}] \leftarrow \text{zeroExtend}(\text{mem}[\text{addr} + 1 : \text{addr}])$ |
| SB | sb <i>rs2</i> , <i>offset(rs1)</i> | Store Byte | $\text{mem}[\text{addr}] \leftarrow \text{reg}[\text{rs2}][7:0]$ |
| SH | sh <i>rs2</i> , <i>offset(rs1)</i> | Store Half Word | $\text{mem}[\text{addr} + 1 : \text{addr}] \leftarrow \text{reg}[\text{rs2}][15:0]$ |
| SW | sw <i>rs2</i> , <i>offset(rs1)</i> | Store Word | $\text{mem}[\text{addr} + 3 : \text{addr}] \leftarrow \text{reg}[\text{rs2}]$ |
| ADDI | addi <i>rd</i> , <i>rs1</i> , <i>constant</i> | Add Immediate | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] + \text{constant}$ |
| SLTI | slti <i>rd</i> , <i>rs1</i> , <i>constant</i> | Compare < Immediate (Signed) | $\text{reg}[\text{rd}] \leftarrow (\text{reg}[\text{rs1}] <_s \text{constant}) ? 1 : 0$ |
| SLTIU | sltiu <i>rd</i> , <i>rs1</i> , <i>constant</i> | Compare < Immediate (Unsigned) | $\text{reg}[\text{rd}] \leftarrow (\text{reg}[\text{rs1}] <_u \text{constant}) ? 1 : 0$ |
| XORI | xori <i>rd</i> , <i>rs1</i> , <i>constant</i> | Xor Immediate | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \wedge \text{constant}$ |
| ORI | ori <i>rd</i> , <i>rs1</i> , <i>constant</i> | Or Immediate | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \vee \text{constant}$ |
| ANDI | andi <i>rd</i> , <i>rs1</i> , <i>constant</i> | And Immediate | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \& \text{constant}$ |
| SLLI | slli <i>rd</i> , <i>rs1</i> , <i>shamt</i> | Shift Left Logical Immediate | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \ll \text{shamt}$ |
| SRLI | srl <i>rd</i> , <i>rs1</i> , <i>shamt</i> | Shift Right Logical Immediate | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \gg_u \text{shamt}$ |
| SRAI | srai <i>rd</i> , <i>rs1</i> , <i>shamt</i> | Shift Right Arithmetic Immediate | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \gg_s \text{shamt}$ |
| ADD | add <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Add | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] + \text{reg}[\text{rs2}]$ |
| SUB | sub <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Subtract | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] - \text{reg}[\text{rs2}]$ |
| SLL | sll <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Shift Left Logical | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \ll \text{reg}[\text{rs2}][4:0]$ |
| SLT | slt <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Compare < (Signed) | $\text{reg}[\text{rd}] \leftarrow (\text{reg}[\text{rs1}] <_s \text{reg}[\text{rs2}]) ? 1 : 0$ |
| SLTU | sltu <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Compare < (Unsigned) | $\text{reg}[\text{rd}] \leftarrow (\text{reg}[\text{rs1}] <_u \text{reg}[\text{rs2}]) ? 1 : 0$ |
| XOR | xor <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Xor | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \wedge \text{reg}[\text{rs2}]$ |
| SRL | srl <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Shift Right Logical | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \gg_u \text{reg}[\text{rs2}][4:0]$ |
| SRA | sra <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Shift Right Arithmetic | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \gg_s \text{reg}[\text{rs2}][4:0]$ |
| OR | or <i>rd</i> , <i>rs1</i> , <i>rs2</i> | Or | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \vee \text{reg}[\text{rs2}]$ |
| AND | and <i>rd</i> , <i>rs1</i> , <i>rs2</i> | And | $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] \& \text{reg}[\text{rs2}]$ |

Note:

- *luiConstant* is a 20-bit value.
- *offset* and *constant* are signed 12-bit values that are sign-extended to 32-bit values.
- *label* is a 32-bit memory address or its alias name.
- *shamt* is a 5-bit unsigned shift amount.
- *addr* is a load / store address as calculated by $\text{reg}[\text{rs1}] + \text{offset}$
- *addr* must also be aligned with the kind of data you are loading/storing
 - *addr* for **lh**, **lhu**, and **sh** must be divisible by 2
 - *addr* for **lw** and **sw** must be divisible by 4

MIT 6.191 (6.004) ISA Reference Card: Pseudoinstructions

| Pseudoinstruction | Description | Execution |
|-----------------------------|----------------------------------|------------------------------------------------------------|
| li rd, liConstant | Load Immediate | reg[rd] <= liConstant |
| mv rd, rs1 | Move | reg[rd] <= reg[rs1] + 0 |
| not rd, rs1 | Logical Not | reg[rd] <= reg[rs1] ^ -1 |
| neg rd, rs1 | Arithmetic Negation | reg[rd] <= 0 - reg[rs1] |
| j label | Jump | pc <= label |
| jal label | Jump and Link (with ra) | reg[ra] <= pc + 4 |
| call label | | pc <= label |
| jr rs1 | Jump Register | pc <= reg[rs1] & ~1 |
| jalr rs1 | Jump and Link Register (with ra) | reg[ra] <= pc + 4 |
| | | pc <= reg[rs1] & ~1 |
| ret | Return from Subroutine | pc <= reg[ra] |
| bgt rs1, rs2, label | Branch > (Signed) | pc <= (reg[rs1] > _s reg[rs2]) ? label : pc + 4 |
| ble rs1, rs2, label | Branch ≤ (Signed) | pc <= (reg[rs1] <= _s reg[rs2]) ? label : pc + 4 |
| bgtu rs1, rs2, label | Branch > (Unsigned) | pc <= (reg[rs1] > _u reg[rs2]) ? label : pc + 4 |
| bleu rs1, rs2, label | Branch ≤ (Unsigned) | pc <= (reg[rs1] <= _u reg[rs2]) ? label : pc + 4 |
| beqz rs1, label | Branch = 0 | pc <= (reg[rs1] == 0) ? label : pc + 4 |
| bnez rs1, label | Branch ≠ 0 | pc <= (reg[rs1] != 0) ? label : pc + 4 |
| bltz rs1, label | Branch < 0 (Signed) | pc <= (reg[rs1] < _s 0) ? label : pc + 4 |
| bgez rs1, label | Branch ≥ 0 (Signed) | pc <= (reg[rs1] >= _s 0) ? label : pc + 4 |
| bgtz rs1, label | Branch > 0 (Signed) | pc <= (reg[rs1] > _s 0) ? label : pc + 4 |
| blez rs1, label | Branch ≤ 0 (Signed) | pc <= (reg[rs1] <= _s 0) ? label : pc + 4 |

Note: *liConstant* is a 32-bit value.

MIT 6.191 (6.004) ISA Reference Card: Calling Convention

| Registers | Symbolic names | Description | Saver |
|----------------|----------------|--------------------------------------|--------|
| x0 | zero | Hardwired zero | — |
| x1 | ra | Return address | Caller |
| x2 | sp | Stack pointer | Callee |
| x3 | gp | Global pointer | — |
| x4 | tp | Thread pointer | — |
| x5-x7 | t0-t2 | Temporary registers | Caller |
| x8-x9 | s0-s1 | Saved registers | Callee |
| x10-x11 | a0-a1 | Function arguments and return values | Caller |
| x12-x17 | a2-a7 | Function arguments | Caller |
| x18-x27 | s2-s11 | Saved registers | Callee |
| x28-x31 | t3-t6 | Temporary registers | Caller |

MIT 6.191 (6.004) ISA Reference Card: Instruction Encodings

| | | | | | | | | | | | | |
|-----------------------|----|-----|----|-----|----|--------|----|-------------|---|--------|---|--------|
| 31 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
| funct7 | | rs2 | | rs1 | | funct3 | | rd | | opcode | | R-type |
| imm[11:0] | | | | rs1 | | funct3 | | rd | | opcode | | I-type |
| imm[11:5] | | rs2 | | rs1 | | funct3 | | imm[4:0] | | opcode | | S-type |
| imm[12 10:5] | | rs2 | | rs1 | | funct3 | | imm[4:1 11] | | opcode | | B-type |
| imm[31:12] | | | | | | | | rd | | opcode | | U-type |
| imm[20 10:1 11 19:12] | | | | | | | | rd | | opcode | | J-type |

RV32I Base Instruction Set (MIT 6.191 (6.004) subset)

| | | | | | | | |
|-----------------------|-------|-----|-----|-------------|--|---------|-------|
| imm[31:12] | | | | rd | | 0110111 | LUI |
| imm[20 10:1 11 19:12] | | | | rd | | 1101111 | JAL |
| imm[11:0] | | rs1 | 000 | rd | | 1100111 | JALR |
| imm[12 10:5] | rs2 | rs1 | 000 | imm[4:1 11] | | 1100011 | BEQ |
| imm[12 10:5] | rs2 | rs1 | 001 | imm[4:1 11] | | 1100011 | BNE |
| imm[12 10:5] | rs2 | rs1 | 100 | imm[4:1 11] | | 1100011 | BLT |
| imm[12 10:5] | rs2 | rs1 | 101 | imm[4:1 11] | | 1100011 | BGE |
| imm[12 10:5] | rs2 | rs1 | 110 | imm[4:1 11] | | 1100011 | BLTU |
| imm[12 10:5] | rs2 | rs1 | 111 | imm[4:1 11] | | 1100011 | BGEU |
| imm[11:0] | | rs1 | 000 | rd | | 0000011 | LB |
| imm[11:0] | | rs1 | 001 | rd | | 0000011 | LH |
| imm[11:0] | | rs1 | 010 | rd | | 0000011 | LW |
| imm[11:0] | | rs1 | 100 | rd | | 0000011 | LBU |
| imm[11:0] | | rs1 | 101 | rd | | 0000011 | LHU |
| imm[11:5] | rs2 | rs1 | 000 | imm[4:0] | | 0100011 | SB |
| imm[11:5] | rs2 | rs1 | 001 | imm[4:0] | | 0100011 | SH |
| imm[11:5] | rs2 | rs1 | 010 | imm[4:0] | | 0100011 | SW |
| imm[11:0] | | rs1 | 000 | rd | | 0010011 | ADDI |
| imm[11:0] | | rs1 | 010 | rd | | 0010011 | SLTI |
| imm[11:0] | | rs1 | 011 | rd | | 0010011 | SLTIU |
| imm[11:0] | | rs1 | 100 | rd | | 0010011 | XORI |
| imm[11:0] | | rs1 | 110 | rd | | 0010011 | ORI |
| imm[11:0] | | rs1 | 111 | rd | | 0010011 | ANDI |
| 0000000 | shamt | rs1 | 001 | rd | | 0010011 | SLLI |
| 0000000 | shamt | rs1 | 101 | rd | | 0010011 | SRLI |
| 0100000 | shamt | rs1 | 101 | rd | | 0010011 | SRAI |
| 0000000 | rs2 | rs1 | 000 | rd | | 0110011 | ADD |
| 0100000 | rs2 | rs1 | 000 | rd | | 0110011 | SUB |
| 0000000 | rs2 | rs1 | 001 | rd | | 0110011 | SLL |
| 0000000 | rs2 | rs1 | 010 | rd | | 0110011 | SLT |
| 0000000 | rs2 | rs1 | 011 | rd | | 0110011 | SLTU |
| 0000000 | rs2 | rs1 | 100 | rd | | 0110011 | XOR |
| 0000000 | rs2 | rs1 | 101 | rd | | 0110011 | SRL |
| 0100000 | rs2 | rs1 | 101 | rd | | 0110011 | SRA |
| 0000000 | rs2 | rs1 | 110 | rd | | 0110011 | OR |
| 0000000 | rs2 | rs1 | 111 | rd | | 0110011 | AND |

- For JAL and branch instructions (BEQ, BNE, BLT, BGE, BLTU, BGEU), the immediate encodes the target address as an offset from the current pc (i.e., $pc + imm = label$).
- Not all immediate bits are encoded. Missing lower bits are filled with zeros and missing upper bits are sign-extended.