# Quad 2-Channel Analog Multiplexer/Demultiplexer

The MC14551B is a digitally–controlled analog switch. This device implements a 4PDT solid state switch with low ON impedance and very low OFF Leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

- Triple Diode Protection on All Control Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V<sub>DD</sub> V<sub>EE</sub>) = 3.0 to 18 V
   Note: V<sub>EE</sub> must be ≤ V<sub>SS</sub>
- Linearized Transfer Characteristics
- Low Noise  $12 \text{ nV}\sqrt{\text{Cycle}}$ ,  $f \ge 1.0 \text{ kHz typical}$
- For Low R<sub>ON</sub>, Use The HC4051, HC4052, or HC4053 High–Speed CMOS Devices
- Switch Function is Break Before Make



#### ON Semiconductor

http://onsemi.com

#### MARKING DIAGRAMS




PDIP-16 P SUFFIX CASE 648






SOIC-16 D SUFFIX CASE 751B





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

## ORDERING INFORMATION

| Device      | Package   | Shipping         |
|-------------|-----------|------------------|
| MC14551BCP  | PDIP-16   | 2000/Box         |
| MC14551BD   | SOIC-16   | 48/Rail          |
| MC14551BDR2 | SOIC-16   | 2500/Tape & Reel |
| MC14551BF   | SOEIAJ-16 | See Note 1.      |

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

#### MAXIMUM RATINGS (2.)


| Symbol                             | Parameter  | Value                          | Unit |
|------------------------------------|--|--------------------------------|------|
| V <sub>DD</sub>                    | DC Supply Voltage Range<br>(Referenced to V <sub>EE</sub> , V <sub>SS</sub> ≥ V <sub>EE</sub> )                              | - 0.5 to + 18.0                | V    |
| V <sub>in</sub> , V <sub>out</sub> | Input or Output Voltage (DC or Transient) (Referenced to V <sub>SS</sub> for Control Input & V <sub>EE</sub> for Switch I/O) | - 0.5 to V <sub>DD</sub> + 0.5 | V    |
| I <sub>in</sub>                    | Input Current (DC or Transient),<br>per Control Pin  | ± 10                           | mA   |
| I <sub>sw</sub>                    | Switch Through Current   | ± 25                           | mA   |
| P <sub>D</sub>                     | Power Dissipation, per Package (3.)  | 500                            | mW   |
| T <sub>A</sub>                     | Ambient Temperature Range  | - 55 to + 125                  | °C   |
| T <sub>stg</sub>                   | Storage Temperature Range  | - 65 to + 150                  | °C   |
| TL                                 | Lead Temperature<br>(8–Second Soldering)   | 260                            | °C   |


- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$  for control inputs and  $V_{EE} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$  for Switch I/O.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$ ,  $V_{EE}$  or  $V_{DD}$ ). Unused outputs must be left open.

#### **PIN ASSIGNMENT**





 $V_{DD}$  = Pin 16  $V_{SS}$  = Pin 8  $V_{EE}$  = Pin 7

| Control | ON          |  |  |  |  |
|---------|-------------|--|--|--|--|
| 0       | W0 X0 Y0 Z0 |  |  |  |  |
| 1       | W1 X1 Y1 Z1 |  |  |  |  |

NOTE: Control Input referenced to V<sub>SS</sub>, Analog Inputs and Outputs reference to V<sub>EE</sub>. V<sub>EE</sub> must be  $\leq$  V<sub>SS</sub>.

#### **ELECTRICAL CHARACTERISTICS**

|  |                            |                     |   | - 5              | – 55°C 25°C       |                  | 12                                  | 5°C                |                  |                    |                  |
|--|----------------------------|---------------------|---|------------------|-------------------|------------------|-------------------------------------|--------------------|------------------|--------------------|------------------|
| Characteristic   | Symbol                     | $V_{DD}$            | Test Conditions   | Min              | Max               | Min              | Typ <sup>(4.)</sup>                 | Max                | Min              | Max                | Unit             |
| SUPPLY REQUIREMENTS (Voltages Referenced to V <sub>EE</sub> )                            |                            |                     |   |                  |                   |                  |                                     |                    |                  |                    |                  |
| Power Supply Voltage<br>Range  | V <sub>DD</sub>            | _                   | $V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$  | 3.0              | 18                | 3.0              | _                                   | 18                 | 3.0              | 18                 | V                |
| Quiescent Current Per<br>Package   | I <sub>DD</sub>            | 5.0<br>10<br>15     | Control Inputs: $V_{in} = V_{SS}$ or $V_{DD}$ ,<br>Switch I/O: $V_{EE} \le V_{I/O} \le V_{DD}$ , and $\Delta V_{switch} \le 500$ mV $^{(5.)}$   | _<br>_<br>_      | 5.0<br>10<br>20   | _<br>_<br>_      | 0.005<br>0.010<br>0.015             | 5.0<br>10<br>20    | _<br>_<br>_      | 150<br>300<br>600  | μА               |
| Total Supply Current<br>(Dynamic Plus<br>Quiescent, Per Package)                         | I <sub>D(AV)</sub>         | 5.0<br>10<br>15     | $\begin{split} T_A &= 25^{\circ}\text{C only (The}\\ &\text{channel component,}\\ &(V_{in} - V_{out})/R_{on}, \text{ is}\\ &\text{not included.)} \end{split}$  |                  |                   | Typical          | (0.07 μΑ/<br>(0.20 μΑ/<br>(0.36 μΑ/ | kHz) f +           | $I_{DD}$         |                    | μА               |
| CONTROL INPUT (Voltages  | Reference                  | d to V <sub>S</sub> | :s)   |                  |                   |                  |                                     |                    |                  |                    |                  |
| Low-Level Input Voltage  | V <sub>IL</sub>            | 5.0<br>10<br>15     | R <sub>on</sub> = per spec,<br>I <sub>off</sub> = per spec  |                  | 1.5<br>3.0<br>4.0 |                  | 2.25<br>4.50<br>6.75                | 1.5<br>3.0<br>4.0  |                  | 1.5<br>3.0<br>4.0  | V                |
| High-Level Input Voltage   | V <sub>IH</sub>            | 5.0<br>10<br>15     | R <sub>on</sub> = per spec,<br>I <sub>off</sub> = per spec  | 3.5<br>7.0<br>11 | _<br>_<br>_       | 3.5<br>7.0<br>11 | 2.75<br>5.50<br>8.25                | _<br>_<br>_        | 3.5<br>7.0<br>11 | _<br>_<br>_        | V                |
| Input Leakage Current  | I <sub>in</sub>            | 15                  | V <sub>in</sub> = 0 or V <sub>DD</sub>  | _                | ±0.1              | _                | ±0.00001                            | ±0.1               | _                | ±1.0               | μΑ               |
| Input Capacitance  | C <sub>in</sub>            | _                   |   | _                | _                 | _                | 5.0                                 | 7.5                | _                | _                  | pF               |
| SWITCHES IN/OUT AND CO   | OMMONS (                   | OUT/IN              | — W, X, Y, Z (Voltages R  | eferen           | ced to V          | EE)              |                                     |                    |                  |                    |                  |
| Recommended Peak-to-<br>Peak Voltage Into or Out<br>of the Switch                        | V <sub>I/O</sub>           | _                   | Channel On or Off   | 0                | V <sub>DD</sub>   | 0                | _                                   | V <sub>DD</sub>    | 0                | V <sub>DD</sub>    | V <sub>p-p</sub> |
| Recommended Static or<br>Dynamic Voltage Across<br>the Switch <sup>(5.)</sup> (Figure 3) | $\Delta V_{\text{switch}}$ | _                   | Channel On  | 0                | 600               | 0                | _                                   | 600                | 0                | 300                | mV               |
| Output Offset Voltage  | V <sub>OO</sub>            | _                   | V <sub>in</sub> = 0 V, No Load  | _                | _                 | _                | 10                                  | _                  | _                | _                  | μV               |
| ON Resistance  | R <sub>on</sub>            | 5.0<br>10<br>15     | $\begin{array}{l} \Delta V_{\text{Switch}} \leq 500 \text{ mV} \ ^{(5.)}, \\ V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}} \\ \text{(Control), and } V_{\text{in}} = \\ 0 \text{ to } V_{\text{DD}} \text{ (Switch)} \end{array}$ | _                | 800<br>400<br>220 |                  | 250<br>120<br>80                    | 1050<br>500<br>280 |                  | 1200<br>520<br>300 | Ω                |
| ∆ON Resistance Between<br>Any Two Channels<br>in the Same Package                        | ΔR <sub>on</sub>           | 5.0<br>10<br>15     |   | _<br>_<br>_      | 70<br>50<br>45    |                  | 25<br>10<br>10                      | 70<br>50<br>45     | _<br>_<br>_      | 135<br>95<br>65    | Ω                |
| Off–Channel Leakage<br>Current (Figure 8)  | l <sub>off</sub>           | 15                  | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>(Control) Channel to<br>Channel or Any One<br>Channel   | _                | ±100              | _                | ±0.05                               | ±100               | _                | ±1000              | nA               |
| Capacitance, Switch I/O  | C <sub>I/O</sub>           | _                   | Switch Off  | _                | _                 | _                | 10                                  | _                  | _                | _                  | pF               |
| Capacitance, Common O/I  | C <sub>O/I</sub>           | _                   |   | _                | _                 | _                | 17                                  | _                  | _                | _                  | pF               |
| Capacitance, Feedthrough (Channel Off)   | C <sub>I/O</sub>           | 1 1                 | Pins Not Adjacent<br>Pins Adjacent  |                  | _                 | _                | 0.15<br>0.47                        | _                  |                  | _                  | pF               |

<sup>4.</sup> Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

 <sup>5.</sup> For voltage drops across the switch (ΔV<sub>switch</sub>) > 600 mV ( > 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn; i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

## **ELECTRICAL CHARACTERISTICS** ( $C_L$ = 50 pF, $T_A$ = 25°C, $V_{EE} \leq V_{SS}$ )

|   |                                     | V V                                      |     |                     |     | 1    |
|---|-------------------------------------|--|-----|---------------------|-----|------|
| Characteristic  | Symbol                              | V <sub>DD</sub> – V <sub>EE</sub><br>Vdc | Min | Тур <sup>(6.)</sup> | Max | Unit |
| Propagation Delay Times<br>Switch Input to Switch Output ( $R_L = 10 \text{ k}\Omega$ )   | t <sub>PLH</sub> , t <sub>PHL</sub> |  |     |                     |     | ns   |
| $t_{PLH}$ , $t_{PHL} = (0.17 \text{ ns/pF}) C_L + 26.5 \text{ ns}$  |                                     | 5.0                                      | _   | 35                  | 90  |      |
| $t_{PLH}$ , $t_{PHL} = (0.08 \text{ ns/pF}) C_L + 11 \text{ ns}$  |                                     | 10                                       | _   | 15                  | 40  |      |
| $t_{PLH}$ , $t_{PHL} = (0.06 \text{ ns/pF}) C_L + 9.0 \text{ ns}$   |                                     | 15                                       | _   | 12                  | 30  |      |
| Control Input to Output ( $R_L = 10 \text{ k}\Omega$ )  | t <sub>PLH</sub> , t <sub>PHL</sub> |  |     |                     |     | ns   |
| V <sub>EE</sub> = V <sub>SS</sub> (Figure 4)  |                                     | 5.0                                      | _   | 350                 | 875 |      |
|   |                                     | 10                                       | _   | 140                 | 350 |      |
|   |                                     | 15                                       | _   | 100                 | 250 |      |
| Second Harmonic Distortion $R_L = 10 \text{ k}\Omega, f = 1 \text{ kHz}, V_{in} = 5 \text{ V}_{p-p}$  | _                                   | 10                                       | _   | 0.07                | _   | %    |
| Bandwidth (Figure 5)<br>$R_L = 1 \text{ k}\Omega$ , $V_{in} = 1/2 \text{ (V}_{DD} - V_{EE})_{p-p}$ ,<br>$20 \text{ Log (V}_{out}/V_{in}) = -3 \text{ dB, } C_L = 50 \text{ pF}$ | BW                                  | 10                                       | _   | 17                  | _   | MHz  |
| Off Channel Feedthrough Attenuation, Figure 5<br>$R_L = 1 \text{ k}\Omega$ , $V_{in} = 1/2 \text{ (V}_{DD} - V_{EE})_{p-p}$ , $f_{in} = 55 \text{ MHz}$                         | _                                   | 10                                       | _   | - 50                | _   | dB   |
| Channel Separation (Figure 6) $R_L = 1 \ k\Omega, \ V_{in} = 1/2 \ (V_{DD} - V_{EE}) \ _{p-p}, \\ f_{in} = 3 \ MHz$   | _                                   | 10                                       | _   | - 50                | _   | dB   |
| Crosstalk, Control Input to Common O/I, Figure 7 R1 = 1 k $\Omega$ , R <sub>L</sub> = 10 k $\Omega$ , Control t <sub>r</sub> = t <sub>f</sub> = 20 ns                           | _                                   | 10                                       | _   | 75                  | _   | mV   |

<sup>6.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic




Figure 2. MC14551B Functional Diagram

#### **TEST CIRCUITS**




Figure 3.  $\Delta V$  Across Switch

Control input used to turn ON or OFF

the switch under test.

PULSE GENERATOR CONTROL RL CL Voul

Figure 4. Propagation Delay Times, Control to Output




Figure 5. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 6. Channel Separation (Adjacent Channels Used for Setup)




Figure 7. Crosstalk, Control Input to Common O/I




Figure 8. Off Channel Leakage




Figure 9. Channel Resistance (R<sub>ON</sub>) Test Circuit

#### TYPICAL RESISTANCE CHARACTERISTICS




Figure 10.  $V_{DD}\ @\ 7.5\ V,\ V_{EE}\ @\ -7.5\ V$ 




Figure 11.  $V_{DD}$  @ 5.0 V,  $V_{EE}$  @ -5.0 V




Figure 12.  $V_{DD}\ @\ 2.5\ V,\ V_{EE}\ @\ -2.5\ V$ 




Figure 13. Comparison at 25°C,  $V_{DD}$  @ –  $V_{EE}$ 

#### **APPLICATIONS INFORMATION**

Figure A illustrates use of the on-chip level converter detailed in Figure 2. The 0-to-5 volt Digital Control signal is used to directly control a 9  $V_{p-p}$  analog signal.


The digital control logic levels are determined by  $V_{DD}$  and  $V_{SS}$ . The  $V_{DD}$  voltage is the logic high voltage; the  $V_{SS}$  voltage is logic low. For the example,  $V_{DD} = +5$  V = logic high at the control inputs;  $V_{SS} = GND = 0$  V = logic low.

The maximum analog signal level is determined by  $V_{DD}$  and  $V_{EE}$ . The  $V_{DD}$  voltage determines the maximum recommended peak above  $V_{SS}$ . The  $V_{EE}$  voltage determines the maximum swing below  $V_{SS}$ . For the example,  $V_{DD} - V_{SS} = 5$  volt maximum swing above  $V_{SS}$ ;  $V_{SS} - V_{EE} = 5$  volt maximum swing below  $V_{SS}$ . The example shows a  $\pm$  4.5 volt signal which allows a 1/2 volt

margin at each peak. If voltage transients above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes  $(D_x)$  are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between  $V_{DD}$  and  $V_{EE}$  is 18.0 volts. Most parameters are specified up to 15 volts which is the recommended maximum difference between  $V_{DD}$  and  $V_{EE}$ .

Balanced supplies are not required. However,  $V_{SS}$  must be greater than or equal to  $V_{EE}$ . For example,  $V_{DD}$  = + 10 volts,  $V_{SS}$  = + 5 volts, and  $V_{EE}$  = - 3 volts is acceptable. See the table below.







Figure B. External Schottky or Germanium Clipping Diodes

#### POSSIBLE SUPPLY CONNECTIONS

| V <sub>DD</sub><br>In Volts | V <sub>SS</sub><br>In Volts | V <sub>EE</sub><br>In Volts | Control Inputs<br>Logic High/Logic Low<br>In Volts | Maximum Analog Signal Range<br>In Volts     |
|-----------------------------|-----------------------------|-----------------------------|--|---|
| + 8                         | 0                           | -8                          | + 8/0  | $+ 8 \text{ to} - 8 = 16 \text{ V}_{p-p}$   |
| + 5                         | 0                           | - 12                        | + 5/0  | + 5 to – 12 = 17 V <sub>p–p</sub>           |
| + 5                         | 0                           | 0                           | + 5/0  | $+ 5 \text{ to } 0 = 5 \text{ V}_{p-p}$     |
| + 5                         | 0                           | <b>-</b> 5                  | + 5/0  | $+ 5 \text{ to } - 5 = 10 \text{ V}_{p-p}$  |
| + 10                        |                             | <b>-</b> 5                  | + 10/ + 5  | $+ 10 \text{ to } - 5 = 15 \text{ V}_{p-p}$ |

#### **PACKAGE DIMENSIONS**

PDIP-16 **P SUFFIX** CASE 648-08 ISSUE R




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

|     | INC   | HES   | MILLIMETERS |       |  |
|-----|-------|-------|-------------|-------|--|
| DIM | MIN   | MAX   | MIN         | MAX   |  |
| Α   | 0.740 | 0.770 | 18.80       | 19.55 |  |
| В   | 0.250 | 0.270 | 6.35        | 6.85  |  |
| С   | 0.145 | 0.175 | 3.69        | 4.44  |  |
| D   | 0.015 | 0.021 | 0.39        | 0.53  |  |
| F   | 0.040 | 0.70  | 1.02        | 1.77  |  |
| G   | 0.100 | BSC   | 2.54 BSC    |       |  |
| Н   | 0.050 | BSC   | 1.27        | BSC   |  |
| J   | 0.008 | 0.015 | 0.21        | 0.38  |  |
| K   | 0.110 | 0.130 | 2.80        | 3.30  |  |
| L   | 0.295 | 0.305 | 7.50        | 7.74  |  |
| M   | 0°    | 10 °  | 0°          | 10 °  |  |
| S   | 0.020 | 0.040 | 0.51        | 1.01  |  |

#### **PACKAGE DIMENSIONS**

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


|     | MILLIN | IETERS | INC   | HES   |
|-----|--------|--------|-------|-------|
| DIM | MIN    | MAX    | MIN   | MAX   |
| Α   | 9.80   | 10.00  | 0.386 | 0.393 |
| В   | 3.80   | 4.00   | 0.150 | 0.157 |
| C   | 1.35   | 1.75   | 0.054 | 0.068 |
| D   | 0.35   | 0.49   | 0.014 | 0.019 |
| F   | 0.40   | 1.25   | 0.016 | 0.049 |
| G   | 1.27   | BSC    | 0.050 | BSC   |
| _   | 0.19   | 0.25   | 0.008 | 0.009 |
| K   | 0.10   | 0.25   | 0.004 | 0.009 |
| M   | 0°     | 7°     | 0°    | 7°    |
| Р   | 5.80   | 6.20   | 0.229 | 0.244 |
| R   | 0.25   | 0.50   | 0.010 | 0.019 |


#### **PACKAGE DIMENSIONS**


## SOEIAJ-16 **F SUFFIX**

PLASTIC EIAJ SOIC PACKAGE CASE 966-01 **ISSUE O** 









#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- 1. DIMENSIONING AND TOLEFORMATING FEBRUARY
  174.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS D AND E DO NOT INCLUDE
  MOLD FLASH OR PROTRUSIONS AND ARE
  MEASURED AT THE PARTING LINE. MOLD FLASH
  OR PROTRUSIONS SHALL NOT EXCEED 0.15
- OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

|                | MILLIN | IETERS   | INC   | HES   |
|----------------|--------|----------|-------|-------|
| DIM            | MIN    | MAX      | MIN   | MAX   |
| Α              |        | 2.05     |       | 0.081 |
| A <sub>1</sub> | 0.05   | 0.20     | 0.002 | 0.008 |
| b              | 0.35   | 0.50     | 0.014 | 0.020 |
| C              | 0.18   | 0.27     | 0.007 | 0.011 |
| D              | 9.90   | 10.50    | 0.390 | 0.413 |
| Ε              | 5.10   | 5.45     | 0.201 | 0.215 |
| е              | 1.27   | 1.27 BSC |       | BSC   |
| HE             | 7.40   | 8.20     | 0.291 | 0.323 |
| L              | 0.50   | 0.85     | 0.020 | 0.033 |
| LE             | 1.10   | 1.50     | 0.043 | 0.059 |
| M              | 0 °    | 10 °     | 0 °   | 10 °  |
| Q <sub>1</sub> | 0.70   | 0.90     | 0.028 | 0.035 |
| Z              |        | 0.78     |       | 0.031 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.