
## TSS721A **METER-BUS TRANSCEIVER**

SLAS 222 - April 1999

- **Meter-Bus Transceiver** (for Slave) meets standard EN1434-3
- Receiver logic with dynamic level recognition
- Adjustable constant current sink via resistor
- Polarity independent
- Power fail function
- Module supply voltage switch
- 3.3 V constant voltage source
- Remote powering
- Up to 9600 baud in half duplex for UART protocol
- **Slave Power Support** 
  - supply from Meter-Bus via output VDD
  - supply from Meter-Bus via output VDD
  - or from back up battery
     supply from battery Meter-Bus active for data transmission only

## **D PACKAGE** (TOP VIEW)



## description

TSS721A is a single chip transceiver developed for Meter-Bus standard (EN1434-3) applications.

The TSS721A interface circuit adjusts the different potentials between a slave system and the Meter-Bus master. The connection to the Bus is polarity independent and supports full galvanic slave isolation with opto-couplers.

The circuit is supplied by the master via the bus. Therefore this circuit offers no additional load for the slave battery. A power-fail function is integrated.

The receiver has dynamic level recognition, and the transmitter a programmable current sink.

A 3.3-V voltage regulator, with power reserve for a delayed switch off at bus fault, is integrated.

# function (the functional description refers to typical values)

## **Data Transmission Master to Slave**

The mark level on the bus lines VBUS = MARK is defined by the difference of BUSL1 and BUSL2 at the slave. It is dependent on the distance of Master to Slave, which affects the voltage drop on the wire. To make the receiver independent, a dynamic reference level on the SC pin is used for the voltage comparator TC3 (refer to figure 1).




Figure 1

A capacitor Csc at pin SC is charged by a current  $I_{SC charge}$  and is discharged with a current  $I_{SC discharge}$  where:


$$ISC discharge = \frac{ISC charge}{40 (typ.)}$$

This ratio is necessary to run any kind of UART protocol independent of the data contents. (e. g. if an 11-Bit UART protocol is transmitted with all data bits at '0' and only the stop bit at '1'). There must be sufficient time to recharge the capacitor Csc. The input level detector TC3 detects voltage modulations from the master, VBUS = SPACE/MARK conditions and switches the inverted output TXI and the non-inverted output TX.



## **Data Transmission Slave to Master**

The device uses current modulation to transmit information from Slave to the Master while the bus voltage remains constant. The current source CS3 modulates the bus current and the master detects the modulation. The constant current source CS3 is controlled by the inverted input RXI or the non-inverted input RX. The current source CS3 can be programmed by an external resistor RRIS. The modulation supply current IMS flows in addition to the current source CS3 during the modulation time.




Since the TSS721A is configured for half-duplex only, the current modulation from RX or RXI is repeated concurrently as ECHO on the outputs TX and TXI. If the Slave, as well as the Master, is trying to send information via the lines, the added signals appear on the outputs TX and TXI which indicate the data collision to the slave (refer to figure 6).

The bus topology requires a constant current consumption by each connected slave.



To calculate the value of the programming resistor  $R_{\text{RIS}}$ , use the following formula:



$$R_{RIS} = \frac{V_{RIS}}{I_{CS3}} = \frac{V_{RIS}}{I_{MC} - I_{MS}}$$

 $\begin{array}{lll} V_{RIS} & \text{-voltage on pin RIS} \\ R_{RIS} & \text{-programming resistor} \\ I_{CS3} & \text{-programmable current} \\ I_{MC} & \text{-modulation current} \\ I_{MS} & \text{-modulation supply current} \end{array}$ 

(typical 220 µA)

# Slave Supply 3.3-V

The TSS721A has the 3.3-V voltage regulator. The output power of this voltage regulator is supplied by the storage capacitor CSTC at pin STC. The storage capacitor CSTC at Pin STC is charged with constant current ISTC\_use from the current source CS1. The maximum capacitor voltage is limited to REF1. The charge current ISTC has to be defined by an external resistor at Pin RIDD.

The adjustment resistor RRIDD can be calculated using the following formula:

$$RRIDD = 25 \frac{VRIDD}{ISTC} = 25 \frac{VRIDD}{ISTC\_use + ICI1}$$

ISTC - current from current source CS1
ISTC \_use - charge current for support capacitor

ICI - internal current
VRIDD - voltage on pin RIDD
RRIDD - value of adjustment resistor



The voltage level of the storage capacitor Cstc is monitored with comparator TC1. Once the voltage Vstc reaches Vvdd\_on, the switch Svdd connects the stabilised voltage Vvdd to pin Vdd. Vdd is turned off if the voltage Vstc drops below the Vvdd\_off level.

Voltage variations on the capacitor CSTC create bus current changes:





Figure 4

At a bus fault the shut down time of VDD (toff) in which data storage can be performed depends on the system current IVDD and the value of capacitor CSTC. Refer to Figure 5, which shows a correlation between the shut down of the bus voltage VBUs and VDD\_off and toff for dimensioning the capacitor.

The output VS is meant for slave systems which are driven by the bus energy, as well as from a battery should the busline voltage fail. The switching of VS is synchronised with VDD and is controlled by the comparator TC1. An external transistor at the output VS allows switching from the Meter-Bus remote supply to battery.





## **Power Fail Function**

Owing to the rectifier bridge BR at the input, BUSL1 and BUSL2, the TSS721A is polarity independent. The pin VB to ground (GND) delivers the bus voltage VVB less the voltage drop over the rectifier BR. The voltage comparator TC2 monitors the bus voltage. If the voltage VVB > VSTC + 0.6 V, then the output PF = '1'. The output level PF = '0' (power fail) provides a warning of a critical voltage drop to the microcontroller to save the data immediately.






Figure 6

i e	_	
pinning	pin	function
1	BUSL2	Meter-Bus
2	VB	differential bus voltage after rectifier
3	STC	support capacitor
4	RIDD	current adjustment input
5	PF	power fail output
6	SC	sampling capacitor
7	TXI	data output inverted
8	TX	data output
9	BAT	logic level adjust
10	VS	switch for bus or battery supply output
11	VDD	voltage regulator output
12	RX	data input
13	RXI	data input inverted
14	RIS	adjust input for modulation current
15	GND	ground
16	BUSL1	Meter-Bus

## TSS721A **METER-BUS TRANSCEIVER**

SLAS 222 - April 1999

# absolute maximum ratings

Voltage BUSL1 to BUSL2 Input voltage at RX and RXI |50| V - 0.3 to 5.5 V Input voltage at pin UBAT - 0.3 to 5.5 V Operating junction temperature - 25 to 150 °C Operating temperature free-air - 25 to 85 °C Storage temperature - 65 to 150 °C Power derating factor junction to ambient 8.0 mW/°C

# recommended operating conditions

Parameter	min	max	unit	
Bus voltage	Receiver	10.8	42.0	V
BUSL2-BUSL1	Transmitter	12.0	42.0	V
VB voltage (receive mode)		9.3		V
RIDD Resistor		13	80	kΩ
Ris Resistor		100		Ω
VBAT, (see Note 1)		2.5	3.8	V
Operating free-air temperature		-25	85	° C

NOTE: All voltage values are measured with respect to the GND terminal unless otherwise noted. NOTE 1:  $VBATmax \leftarrow VSTC - 1V$ 



# electrical characteristics at recommended ranges (unless otherwise noted)

Parameter	Test conditions			min	typ	max	unit
V drop Rectifier BR	IBUS=3mA					1.5	V
V drop current	RIDD=13	) kO				1.8	V
source CS1	KIDD=13	) K22				1.0	v
IBUS	Vstc=6	5 V; Iмс=0 mA				3.0	mA
1500	Ridd=13	•				0.0	1117 (
		5 V; Iмс=0 mA				1.5	mA
	RIDD=30						
Δlвus	ΔVBUS=	10 V; Iмс=0 mA				2	%
	RIDD=13	$3-30 \text{ k}\Omega$					
Icc	Vstc=6.	5 V; IMC=0 mA; VBA	т=3.8 V;			650	μΑ
	RIDD=13	8 kΩ; (see Note 2)					,
ICI1	VSTC=6.5 V; IMC=0 mA; VBAT=3.8 V;					350	μΑ
		RIDD=13 kΩ; VBUS=6.5 V; RX/RXI=off					
	(See Note 2)						
Іват				-0.5		0.5	μΑ
IBAT + IVDD	VBUS=0 V; VSTC=0 V			- 0.5		0.5	μΑ
Vvdd	-IVDD=1 mA; VSTC=6.5 V			3.1		3.4	V
Rvdd	-IVDD=2 to 8 mA; VsTC=4.5V					5.0	Ω
Vstc	VDD=on and VS=on		5.6		6.4	V	
	VDD=off and VS=off			3.8		4.3	V
Vstc	(See Note 3)			6.5		7.5	V
ISTC_use		RIDD=30 kΩ; VSTC=5 V		0.65 1.85		1.1	mA
		RIDD=13kΩ; VSTC=5 V				2.4	mA
VRIDD	RIDD=30 k $\Omega$ ;			1.23		1.33	V
Vvs	VDD=on; Ivs=-5 μA		Vstc		Vstc	V	
				-0.4			
Rvs	VDD=off			0.3		1.0	MΩ
VPF	Vstc=	VVB=VSTC+0.8 V	IPF=	VBAT-		VBAT	V
	6.5V		-100 μΑ	0.6			
		VVB=VSTC+0.3 V	IPF=1 μA	0		0.6	V
	IPF=5 μA			0		0.9	V
t on	CSTC = $50 \mu F$ , (see Note 4)					3	S

NOTE: All voltage values are measured with respect to the GND terminal unless otherwise noted.

NOTES: 2. Inputs RX/RXI and outputs TX/TXI are open; Icc = Ici1 + Ici2

3. IVDD < ISTC\_use

4. Bus voltage slew rate: 1V/μs



# electrical characteristics at recommended ranges (unless otherwise noted)

## **RECEIVER SECTION**

Parameter	test conditions	min	typ	max	unit
VT		MARK		MARK	V
		- 8.2		- 5.7	
Vsc				Vvв	V
ISCcharge	Vsc=24 V; VvB=36 V	-15		-40	μΑ
SCdischarge	Vsc=Vvb=24 V	0.3		-0.033 x	μΑ
				ISCcharge	
Voh (TX; TXI)	Iτx/Iτxι=-100 μA	VBAT		VBAT	V
	See fig. 1	- 0.6			
Vol (TX; TXI)	Ιτχ/Ιτχι=100 μΑ	0		0.5	V
	ITX=1.1 mA	0		1.5	V
Ітх; Ітхі	VTX=7.5; VVB=12V;			10	μΑ
	VSTC=6.0V; VBAT=3.8V				

## TRANSMITTER SECTION

Parameter	Test conditions	min	typ	max	unit
Імс	RRIS=100 Ω	11.5		19.5	mA
VRIS	RRIS=100 Ω	1.4		1.7	V
	RRIS=1000 $\Omega$	1.5		1.8	V
VIH (RX; RXI)	See fig. 2 See Note 5	VBAT-0.8		5.5	V
VIL (RX; RXI)	See fig. 2	0		0.8	V
lrx	VRX=VBAT=3 V; VVB=VSTC=0 V	-0.5		0.5	μА
	VRX=0 V; VBAT=3 V; VSTC=6.5 V	-10		-40	μА
İrxi	VRXI=VBAT=3 V; VVB=VSTC=0 V	10		40	μА
	VRXI=VBAT=3 V; VSTC=6.5 V	10		40	μА

NOTE: All voltage values are measured with respect to the GND terminal unless otherwise noted. NOTE 5:  $V_{IHmax} = 5.5 \text{ V}$  is valid only for the following condition:  $V_{STC} >= 6.5 \text{ V}$ .



## **APPLICATIONS**

basic application circuit for using of support capacitor CsTc > 50  $\mu F$ 




Figure 7

RRIDD = $30 \text{ k}\Omega$	Cstc =< 220 µF	single load 1UL
RRIDD = $13 \text{ k}\Omega$	Cstc =< 470 µF	double load 2UL

NOTE: Used Transistor T1 e.g. BSS84.

# basic application circuit for supply from battery




Figure 8

CSSC - system stabilising capacitor
CSTC - support capacitor
CSC - sampling capacitor

CVDD - stabilising capacitor (100 nF)

CSTC : CVDD > = 4:1

RRIDD - slave-current adjustment resistor RRIS - modulation-current resistor RL1, RL2 - protection resistors

Rload - discharge resistor (100 k $\Omega$  recommended)

# basic applications for different supply modes




Figure 9

NOTE: Please watch RDSon of the transistor T1 (e.g. BSS84) at low level battery voltage.



# basic optocoupler application




Figure 10




Figure 11

