# COL216 Assignment 2 Stage 1

Rishabh Dhiman 2020CS10837

10 February 2022

# 1 Objective

Construct an ALU, a register file, a program memory unit and a data memory unit for a rudimentary ARM processor in VHDL.

## 2 Technical Details

- The VHDL code was analyzed and simulated using GHDL 1.0.0.
- The waveform viewer used is GTKWave Analyzer v3.3.104.

# 3 Documentation

The submission contains four VHDL files defining the various units,

- types.vhdl,
- alu.vhdl,
- reg\_file.vhdl, and
- memory.vhdl.

Along with four testbenches for testing these units

- alu\_tb.vhdl,
- reg\_file\_tb.vhdl,
- program\_memory\_tb.vhdl, and
- data\_memory\_tb.vhdl.

Along with the code, an output folder, containing the waveforms on simulating the testbenches, in the form of .ghw and .pdf files are stored in the output folder.

For units with a clock, actions were performed only at the rising edge of the clock.

# types.vhdl

This files defines some custom types for words, half-words and bytes along with an enumerated type for the 16 opcodes. It's taken from Piazza post 163, with minor modifications.

#### alu.vhdl

It defines the ALU satisfying the specifications given in the problem statement. The entity declaration of the ALU is given by,

where word and optype data types are defined in types.vhdl.

In the case of logical operations, the carry\_out bit is set to 0.

## memory.vhdl

It defines the program memory and data memory satisfying the specifications given in the problem statement.

Since the program memory is hardcoded, I decided to initialize it such that the i-th position stores the value i for ease of testing.

The entity declaration of the program memory is given by

Note that though the memory has only 64 locations, I chose to make addr have word length, which is 32 here, to ensure compatibility with the rest of the processor.

#### reg\_file.vhdl

It defines the register file satisfying the specifications given in the problem statement. The entity declaration of the register file is given by,

Note that unlike with the memories, the addresses are 4-bits.

# 4 Testing Procdure

The code was analyzed and simulated using GHDL.

You can simulate it yourself using the makefile provided on.

- 1. Ensure that Make and GHDL are installed.
- 2. Navigate to the src directory.
- 3. Create a folder called output inside the src directory (if it doesn't exist already).
- 4. In the commandline, run make or make all to analyze, and then simulate the programs.
- 5. .ghw waveform files will be created in the output directory. Note that the earlier .ghw in the output folder will be overwritten.
- 6. You can finally run make clean to delete any temporary files created in the process.

There are 4 testbenches,

```
alu_tb,data_memory_tb,reg_file_tb,program_memory_tb.
```

These testbenches follow the rule that ports of the unit being tested are connected to the signals of the same name in the testbench. For example, signal op1 of the testbench alu\_tb is connected to the port op2 of the alu.

#### alu\_tb

This tests the ALU by iterating over 3 values of the two operands,  $0x7FFF_FFFF$ ,  $0x0000\_0000$ , and  $0x0000\_0001$ , and all possible opcodes and carry-in bits. Giving a total of  $16 \times 2 \times 3 \times 3 = 288$  combination.

#### program\_memory\_tb

This testbench simply reads the data from the 64 memory addresses sequentially.

#### data\_memory\_tb

The clock period of the testbench is 1 ns.

This testbench first sequentially goes through all 16 values of the write\_enable vector from 0000 to 1111. For each such value of write\_enable, it iterates through all 64 memory locations and passes the value 256x + i to data\_in of the memory, where x is the current value of write\_enable when viewed as a binary number.

At the end, it sequentially reads all 64 values stored in the memory.

### reg\_file\_tb

The clock period of the testbench is 1 ns.

The testbench first writes to the memory. It sequentially writes in the value i to memory location i. Simultaneously, it reads out the value from memory locations i and 15-i. Note that the memory locations read may be uninitialized.

Then, it reads out values from the memory. For every  $16 \times 16$  pairs of the two read addresses, the value from these locations is read out of the memory.

# 5 Results

The output waveform of the testbench results can be viewed in .ghw and .pdf files in the output folder.

The .pdf files don't contain the entire waveform as the total number of pages required would be prohibitively large. However, the .ghw files can be opened in any waveform analyzer like GTKWave to view the output waveform.

The pdf files are also attached at the end of this report.

Time				M is			230 is				141 Is				251 hs				XI s			210 ts	
op1[31:0]	cmp <b>X</b> cmn	orr	mov	Xbic Xmvn	andop	eor <b>X</b> sub	rsb	<b>X</b> add	(adc	(sbc )rsc	tst (tst	<b>X</b> teq	(стр	(cmn (o	rr <b>X</b> mov	<b>X</b> bic	/mvn /ai	ndop <b>X</b> eor	<b>X</b> sub	Xrsb Xado	d <b>X</b> adc	/sbc /rsc	Xtst Xteq
op2[31:0]	7FFFFFF																(0)	0000000					
carry_in				V		V			V******	/						V						V	V
result[31:0] carry_out	] 8000+ <b>X</b> /FF	FFFF		X00000000 X800000	100 100000000	[/FFFFFFF X8000	0001 X/FFFF.	TFF	X80000000 )	80000001 <b>/</b> 7FF	FFFFF 0000	0000 T/FFFFF	FF <b>X</b> 8000000	1 X/FFFFFFF		0000000	0 (80000000 )(0	0000000				(FFFFFFFF	X00000000
5427_545							-												1				

П;то					NA is					2050 ns					2060 is	1
Time				1	al la		-								411 15	$\neg \Box$
write_enable[3:0]	F								10							
addr[31:0]	00000038	<b>X</b> 00000039	<b>X</b> 0000003A	<b>X</b> 0000003B	<b>X</b> 0000003C	<b>X</b> 0000003D	X0000003E	<b>X</b> 0000003F	(00000000	00000001	<b>X</b> 00000002	<b>X</b> 00000003	<b>X</b> 00000004	<b>X</b> 00000005	<b>X</b> 00000006	<b>X</b> 00000
data_in[31:0]	00000F38	<b>X</b> 00000F39	<b>X</b> 00000F3A	<b>X</b> 00000F3B	X00000F3C	<b>X</b> 00000F3D	<b>X</b> 00000F3E	X00000F3F								
data_out[31:0]	0000+ <b>X</b> 00000F	F38 <b>X</b> 00000E39 <b>X</b> 000001	F39 <b>X</b> 00000E3A <b>X</b> 00000F	3A <b>X</b> 00000E3B <b>X</b> 00000	F3B <b>X</b> 00000E3C <b>X</b> 0000	OF3C <b>X</b> 00000E3D <b>X</b> 0000	0F3D <b>X</b> 00000E3E <b>X</b> 0000	0F3E <b>X</b> 00000E3F <b>X</b> 000001	3F <b>X</b> 00000F00	00000F01	<b>X</b> 00000F02	<b>X</b> 00000F03	<b>X</b> 00000F04	X00000F05	X00000F06	<b>X</b> 00000
l																
l																

Time	Ills Ills III
1.11110	
addr[31:0]	00000000   00000001   00000001   00000001   00000001   00000001   00000001   00000001   00000001   00000001   00000010   00000000
data out[31:01	00000000 100000001 X00000002 X00000003 X00000004 X00000004 X00000005 X00000005 X00000000 X00000000
uucu_ouc[52 0]	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
I	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
I	
I	
1	
I	
1	
I	
1	
I	
1	
I	
I	
I	

