COL216 Assignment 2 Stage 2

Rishabh Dhiman 2020CS10837

19 February 2022

1 Objective

Construct an ALU, a register file, a program memory unit and a data memory unit for a rudimentary ARM processor in VHDL.

2 Technical Details

- The VHDL code was analyzed, simulated and synthesized using GHDL 1.0.0.
- The waveform viewer used is GTKWave Analyzer v3.3.104.

3 Documentation

The submission contains five new VHDL files defining the various units,

cond_checker.vhdl,

• decoder.vhdl, and

- program_counter.vhdl,
- flag_circuit.vhdl,

• processor.vhdl.

along with few changes to the older files, namely splitting memory.vhdl into two files for program and data memory, they now input the byte address of the memory locations, as opposed to the word address in the previous submission, and updating the types.vhdl file.

Along with this, there are three new testbenches for testing these units

• program_counter_tb.vhdl,

• processor_tb.vhdl.

• flag_circuit_tb.vhdl, and

Finally, there's a single processor_synth.vhdl file in src/output which contains the RTL description of the complete processor, synthesized using GHDL.

Along with the code, the waveforms on simulating the testbenches, in the form of .ghw and .pdf files are stored in the output folder.

4 Testing Procdure

The code was analyzed, simulated and synthesized using GHDL.

You can simulate it yourself using the makefile provided in the src directory.

- 1. Ensure that Make and GHDL are installed. Note that older versions of GHDL do not support synthesis, the default version installed on Ubuntu 21.10 is recent enough. However the version in Ubuntu 18.04 LTS is too old.
- 2. Navigate to the src directory.
- 3. Create a folder called output inside the src directory (if it doesn't exist already).
- 4. In the commandline, run make or make all to analyze, and then simulate the programs.
- 5. .ghw waveform files along with the synthesized VHDL will be created in the output directory. Note that the earlier contents in the output folder will be overwritten.
- 6. You can finally run make clean to delete any temporary files created in the process.

flag_circuit_tb

This tests the ALU by iterating over 4 values of the two operands, 0x7FFF_FFFF, 0x0000_0000, 0x0000_0001, and 0xFFFF_FFFF, two possible opcodes cmp, add and the two possible states of the enable pin.

The program uses the (already tested) ALU unit for computing the result of the operations.

program_counter_tb

This first waits for 3 clock cycles, and the pc increments by 4. It then enables the branch pin and increments pc with a positive offset of 2. It then clears the branch pinwaits for a few clock periods, and then decrements pc with an offset of 5 using the branch pin. It then clears the branch pin and waits for few cycles before ending the test.

processor_tb

This simply executes the program that has been hardcoded into the program memory. The two sample programs provided, after minor modification, were used for testing. Namely #10 in the first program was changed to #16.

5 Results


All the testbenches gave the expected results.

The output waveform of the testbench results can be viewed in .ghw and .pdf files in the output folder.

The .pdf files don't contain the entire waveform in some cases as the total number of pages required would be prohibitively large. However, the .ghw files can be opened in any waveform analyzer like GTKWave to view the output waveform.

The pdf files are also attached at the end of this report.

ime ock		1 hs	2 hs	3 ts	4 ts	5 IS	6 tis	7 ts	8 tds	9 ns	10 ts	11 ris	12 rts	13 tis	14 ns	
able																
	cmp				X add				(cmp							
	7FFFFFFF												00000000			
2[31:0]	7FFFFFF	00000000	00000001	FFFFFFF	7FFFFFF	00000000	00000001	FFFFFFFF	7FFFFFF	(00000000	00000001	FFFFFFF	7FFFFFF	00000000	00000001	
sult[31:0]	00000000	7FFFFFFF	7FFFFFFE	X 80000000	XFFFFFFFE	X7FFFFFFF	X 80000000	X7FFFFFFE	(00000000	7FFFFFFF	X7FFFFFFE	X80000000	X 80000001	00000000	FFFFFFFF	?



Time reset clock		1 bs	2 hs	3 ts	4 ts	5 tts	6 tis	7 ts	is .	9 ris 1	lis I	11 115	12 tis	13 tis	1 ns
m[0][31:0]		00000010													
n[1][31:0]		(00000010		(00000005		X 00000007									
	uuuuuuuu			0000000		<u></u>		00000005							
1[3][31:0]								10000000	00000007						
	uuuuuuu								10000000	00000002					
addr[31:0]			00000004	X 00000008	X0000000C	X 00000010	X 00000014	X 00000018	X 0000001C		X 00000024	X 00000028	X 0000002C	X 00000030	X 00000034
	dp		10000001	/dt		dt	X0000011		/dp	Λοσοσού2ο	<u> </u>	Accesses.	, coordinate	Λοσοσοσο	Λοσσσσσσ
	mov			orr		orr			Xsub	andop					
	store			NOTE:	Aua		load		xstore	Данаор					

Time						-			10 ns							1		1	20 hs			-		1 1	1
reset																									
clock																									
mem[0][31:0]		00	V				00000001				(0000000				X 00000006				X00000002						
mem[1][31:0]			(00000000	(00000				X 00000002				X 0000000				X 00000004				X0000000					
pc_addr[31:0]		(0000000	4 X 000000008 X 000	00000C X 00000			3 X 0000000C	X 00000010			8 X 0000000	oc X 00000001			3 X 00000000	X00000010			X00000000	X0000001			8 X 0000001C	X00000020 X	00000024 X 0000
	dp		V 11		Xbrn	Xdp		v	brn	/dp				Xdp		V	brn	Xdp			X brn	/dp			
operation	mov		X add	Xcmp		X add			rsc	Xadd			rsc	Xadd			rsc	Xadd		cmp	rsc	andop			
	store	V201000	V000001 V011	Xload		xstore		load	Vannana	store	VALLANA	load	Venenee	store	1/044004	load	Vannana	store	V011001	load	Vannana	store			
offset[23:0]	A00000	AUIUUU	X800001 X811	1001 \$51000	15 XEEFEER	X800001	X811001	X210002	KLLLLLR	X800001	X811001	X510005	KLLLLER	X800001	X811001	X210002	KELEER	X80000T	X811001	X510005	KELELER	1000000			
1																									
I																									
I																									
I																									
I																									
I																									
I																									
I																									
1																									
1																									
I																									