COL216 Assignment 2 Stage 1

Rishabh Dhiman 2020CS10837

10 February 2022

1 Objective

Construct an ALU, a register file, a primary memory unit and a data memory unit for a rudimentary ARM processor in VHDL.

2 Technical Details

- The VHDL code was analyzed and simulated using GHDL 1.0.0.
- The waveform viewer used is GTKWave Analyzer v3.3.104.

3 Documentation

The submission contains four VHDL files defining the various units,

- types.vhdl,
- alu.vhdl,
- reg_file.vhdl, and
- memory.vhdl.

Along with four testbenches for testing these units

- alu_testbench.vhdl,
- reg_file_testbench.vhdl,
- primary_memory_testbench.vhdl, and
- data_memory_testbench.vhdl.

Along with the code, an output folder, containing the waveforms on simulating the testbenches, in the form of .ghw and .pdf files are stored in the output folder.

For units with a clock, actions were performed only at the rising edge of the clock.

types.vhdl

This files defines some custom types for words, half-words and bytes along with an enumerated type for the 16 opcodes. It's taken from Piazza post 163, with minor modifications.

alu.vhdl

It defines the ALU satisfying the specifications given in the problem statement. The entity declaration of the ALU is given by,

where word and optype data types are defined in types.vhdl.

In the case of logical operations, the carry_out bit is set to 0.

memory.vhdl

It defines the primary memory and data memory satisfying the specifications given in the problem statement.

Since the program memory is hardcoded, I decided to initialize it such that the i-th position stores the value i for ease of testing.

The entity declaration of the program memory is given by

Note that though the memory has only 64 locations, I chose to make addr have word length, which is 32 here, to ensure compatibility with the rest of the processor.

reg_file.vhdl

It defines the register file satisfying the specifications given in the problem statement. The entity declaration of the register file is given by,

Note that unlike with the memories, the addresses are 4-bits.

4 Testing Procdure

The code was analyzed and simulated using GHDL.

You can simulate it yourself using the makefile provided on.

- 1. Ensure that Make and GHDL are installed.
- 2. Navigate to the src directory.
- 3. Create a folder called **output** inside the **src** directory (if it doesn't exist already).
- 4. In the commandline, run make or make all to analyze, and then simulate the programs.
- 5. .ghw waveform files will be created in the output directory. Note that the earlier .ghw in the output folder will be overwritten.
- 6. You can finally run make clean to delete any temporary files created in the process.

There are 4 testbenches,

```
alu_tb,data_memory_tb,reg_file_tb,program_memory_tb.
```

These testbenches follow the rule that ports of the unit being tested are connected to the signals of the same name in the testbench. For example, signal op1 of the testbench alu_tb is connected to the port op2 of the alu.

alu_tb

This tests the ALU by iterating over 3 values of the two operands, $0x7FFF_FFFF$, $0x0000_0000$, and $0x0000_0001$, and all possible opcodes and carry-in bits. Giving a total of $16 \times 2 \times 3 \times 3 = 288$ combination.

program_memory_tb

This testbench simply reads the data from the 64 memory addresses sequentially.

data_memory_tb

The clock period of the testbench is 1 ns.

This testbench first sequentially goes through all 16 values of the write_enable vector from 0000 to 1111. For each such value of write_enable, it iterates through all 64 memory locations and passes the value 256x + i to data_in of the memory, where x is the current value of write_enable when viewed as a binary number.

At the end, it sequentially reads all 64 values stored in the memory.

reg_file_tb

The clock period of the testbench is 1 ns.

The testbench first writes to the memory. It sequentially writes in the value i to memory location i. Simultaneously, it reads out the value from memory locations i and 15-i. Note that the memory locations read may be uninitialized.

Then, it reads out values from the memory. For every 16×16 pairs of the two read addresses, the value from these locations is read out of the memory.

5 Results

The output waveform of the testbench results can be viewed in .ghw and .pdf files in the output folder.

The .pdf files don't contain the entire waveform as the total number of pages required would be prohibitively large. However, the .ghw files can be opened in any waveform analyzer like GTKWave to view the output waveform.

The pdf files are also attached at the end of this report.

Timo			2	M rs			20115				241 ts			251	50 bs				260 ts			270	8	
Time instr	cmp (cmn	Yorr		Moic Man	Xandop Xe	eor X sub		X add	Xadc Xsbc			Xteq Xcm	p X cmn		mov	X bic	(mvn)	andop (eor		(rsb	add X adc			st X teq
op1[31:0]	00000000					'				'														
	7FFFFFFF																	00000000						
carry_in																								
result[31:0]	8000+ X 7FFFF	FFF		00000000 800000	000 1000000000 17	7FFFFFFF X 8000	0001 X 7FFFFFF	F	X80000000 X800	00001 X 7FFFFF	?F (00000000	7FFFFFFF X80	000001 X 7FFFFF	FF		00000000	80000000	00000000				FFFFFFF		0000000
carry_out																								
1																								
1																								
1																								
1																								
1																								
1																								
1																								
1																								
1																								
1																								
1																								
1																								

- '					ma					wit					wd -	
Time					240 s					2050 ns					2160 18	
write_enable[3:0]	D															
addr[31:0]	00000038	X 00000039	X 0000003A	X 0000003B	X0000003C	X 0000003D	X0000003E	X0000003F	(00000000	00000001	X 00000002	X 00000003	X 00000004	X 00000005	X 00000006	X 00000
data_in[31:0]	00000538	X00000039	(0000003A	X0000003B	X0000003C	X0000053D	X0000003E	X0000003F	100000000	0000001	N 00000002	V00000003	V0000004	V 00000000	X 0000000	
data_out[31:0]		738 V 00000E39 V 00000F3				00000E3D X0000		VOOCOGESE AUUUUU	12.5 A UUUUUAUU	X00000F01	X 00000F02	X 00000F03	X 00000F04	(00000F05	X00000F06	X 00000
data_out[51.0]	00001 X 000001	30 / 00000 CE300000 /	O ACCOUNTY WOOD OF THE	VOOCOOF YOUR	DD VOODOODDC VOO	VOODE DE VOODOBBE VOOD	01.30 V00000 TC	NOOD ACCOUNT ACCOUNT	131 100000100	VOCCOLLOI		Voccons		V00000102	VOCCOCLOC	
1																ļ
1																ļ
1																ļ
1																ļ
1																ļ
																ļ
																ļ
1																ļ

l Time	11/2 11/2 11/2
Time addr[31:0]	00000000 100000001 00000001 00000001 000000
dadz[52 0]	[00000000] [00000001] (000
data_out[31.0]	TORROWN TORROW
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
I	
1	
1	
I	
I	
I	
1	
1	
1	
I	
1	
1	
1	
I	
I	
1	
1	
I	
1	
I	
1	
I	
I	
I	
I	
I	
I	
I	
I	
I	
I	
I	

