COL216 Assignment 2 Stage 5

Rishabh Dhiman 2020CS10837

12 March 2022

1 Objective

Test the processor designed in previous stages using ARM assembly codes.

2 Technical Details

- The VHDL code was analyzed, and simulated using GHDL 1.0.0.
- The waveform viewer used is GTKWave Analyzer v3.3.104.
- The VHDL code was synthesised, and netlist generated using Quartus 21.1.

3 Directory Structure

The directory structure reflects the previous submissions. The directory structure of this submission is as given on the next page.

The following VHDL component files are new or have been updated,

- processor.vhdl,
 shifter.vhdl,
 types.vhdl, and
 decoder.vhdl.
- shifter_tb.vhdl defines a testbench for testing the new shifter component.

A new assembly program, test-dp-rot.s has been created to test the DP rotation/shift operations. A C++ program to verify it's output has also been created. Along with this, neg-fib.s has been updated to use LDR register offset instructions. The corresponding binary representation of the instructions, and the waveform created on testing have also been added.

The netlist of the entire processor along with the new shifter component have also been attached. The states of the control FSM have also been attached.

```
2020CS10837-assgn-2-stage-5/
 _{\rm stage-5-report.pdf}
  _code/
    \_makefile
    \_arm/
      __assembly/
          __neg-fib.s
          _test-dp-rot.s
        _binary/
          \_neg-fib.txt
         __test-dp-rot.txt
        _ c++/
          __test-dp-rot.cpp
      __scripts/
          _create-mem.sh
         __to-bin.sh
     _hdl/
       \_alu.vhdl
       _cond_checker.vhdl
       __decoder.vhdl
       __flag_circuit.vhdl
       __memory.vhdl
       __processor.vhdl
       \_ program_counter.vhdl
       reg_file.vhdl
       _shifter.vhdl
       _types.vhdl
     _{
m simulation}/
      __arm-tests
     _tests/
       __processor_tb.vhdl
       \_ shifter_tb.vhdl
  _output/
    \_ arm-tests/
       __neg-fib.ghw
       __neg-fib.pdf
       \_test-dp-rot.ghw
      test-dp-rot.pdf
    \_synthesis/
       __processor_control_state.pdf
       _processor_netlist.pdf
       \_ shifter_netlist.pdf
     _waveforms/
       __shifter_tb.ghw
      __shifter_tb.pdf
```

4 Testing Procdure

The code was analyzed, and simulated using GHDL. It was synthesized using Quartus 21.1. You can simulate it yourself as follows.

- 1. Ensure that you are using a Linux machine with Make and GHDL installed.
- 2. To simulate the shifter testbench,
 - a) Create a directory simulation/ (if it doesn't already exist).
 - b) In the commandline, run make shifter.
 - c) A shifter_tb.ghw waveform file will be created in the simulation/ directory. Note that the earlier file will be overwritten.
- 3. To run the ARM programs.
 - a) Create a directory simulation/arm-tests/ (if it doesn't already exist).
 - b) In the commandline, run make testarm INPUT=X where $X \in \{\text{neg-fib}, \text{test-dp-rot}\}$.
 - c) A X.ghw waveform file will be created in the simulation/arm-tests directory. Note that the earlier file will be overwritten.
- 4. Finally run make clean to delete any temporary files created.

5 Testbench Descriptions

5.1 shifter_tb

This is an automated testbench, it's written in VHDL 2008 to make use of the VHDL ror, srl, srl, srl operations.

For 4 input numbers, 0x0000_0001, 0xFFFF_FFFE, 0x7FA0_C654, and 0xA649_5839 it performs the 4 possible rotate/shift operations, along with all 32 possible shift amounts, and uses assert statements to check that the expected output matches the final output.

6 ARM Program Descriptions

The description of the three programs follow,

6.1 neg-fib

This computes the negative Fibonacci numbers, F_{-i} . If $a_i = F_{-i}$, then

$$F_{i+2} = F_{i+1} + F_i \implies F_i = F_{i+2} - F_{i+1} \implies a_i = F_{-i} = F_{-i+2} - F_{-i+1} = a_{i-2} - a_{i-1}.$$

 F_{-i} is stored in memory location, 64 + i, for $0 \le i \le 8$.

```
{\it 0} compute negative fibonacci as a[i] = a[i - 2] - a[i - 1]
                         0 where a = mem[64], a[0] = 0, a[1] = 1
                         mov r0, #256
                         @ location of a
                         mov r1, #0
                         str r1, [r0]
                         mov r1, #1
                         str r1, [r0, #4]
                         0 \text{ set } a[0] = 0, a[1] = 1
                         mov r1, #7
1 e3a00c01
                         @ ie,
2 e3a01000
                          @ a[0] = 0 
з e5801000
                         0 \ a[1] = 1
4 e3a01001
                         0 for (i = 1; i \le 8; ++i)
5 e5801004
                         0 \quad a[i + 1] = a[i - 1] - a[i]
6 e3a01007
7 e3a02000
                         mov r2, #0 @ index variable
8 e7903102
                         loop:
9 e2822001
                         @ r3 = a[i]
10 e7904102
                         0 ++i
11 e0433004
                         0 r4 = a[i]
12 e2822001
                         0 r3 -= r4
13 e7803102
                         0 ++i
14 e2422001
                         @ a[i] = r4
15 e1520001
16 lafffff6
                         ldr r3, [r0, r2, LSL #2]
                         add r2, #1
                         ldr r4, [r0, r2, LSL #2]
                         sub r3, r4
                         add r2, #1
                         str r3, [r0, r2, LSL #2]
                         @ update things
                         @ add r0, #4
                         @ don't update r0
                         sub r2, #1
                         cmp r2, r1
                         bne loop
```

6.2 test-dp-rot

The program does some arbitrary manipulations involving rotate and shift operations, the result can be compared to the ARMSim output to see that they are the same.

```
mov r0, #0xAC000003
  e3a003eb
                        mov r1, r0, ROR #6
  e1a01360
  e3a02018
                        mov r2, #24
  e0813250
                        add r3, r1, r0, ASR r2
4
                        sub r4, r0, r3, LSL #7
  e0404383
  e1a020a2
                        lsr r2, #1
                        add r5, r4, r0, LSR r2
  e0845230
                        .end
```

7 Results

All the testbenches gave the expected results.

The output waveform of the testbench results can be viewed in .ghw and .pdf files in the output folder. The pdf files of the simulation are also attached at the end of this report.

Along with this, the pdf file of the shifter netlist and the states has been added to the end. The processor netlist hasn't been added due to it's large size.

Timα	140 ns										151 is										160 ns									
Time input[31:0]	FFFFFF	FE																												_
oper	op+ (1:	sl (lsr	asr	opror	Xlsl	lsr	asr	Opror		lsr	asr	opror	Xlsl	lsr	asr	opror	lsl	lsr	asr	Opror	Xlsl	lsr	asr	opror	(lsl	lsr	asr	opror		XIs
amount[4:0]	2 (3								X 5				<u></u>				_X				Λö				X9				X 10	=
output[31:0	BF+ XF	PFFFFFO X 1FFF	FFFF (FFFFF	FFF DFFFFF	FF X FFFFFF	PEO X OFFFFF	FF (FFFFFF	FF KEFFFFF	F X FFFFF	CO XO7FFFFF	FFFFFF	PFF (F7FFFF	PF XFFFFF	F80 X 03FFFF	PF FFFFF	FBFFFFF	F XFFFFF	00 X 01FFFF	FFF (FFFFF	FFF FDFFFFF	F X FFFFF	300 X 00FFF	FFF (FFFFF	FFF (FEFFFF	FF X FFFFFC	00 X 007FFF	FF FFFFF	FF FF7FFFF.	F XFFFFF80	00)
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														
1																														

Time				100	N .		4	lis		30	is
mem[64][31:0]											
mem[65][31:0]		(1									
mem[66][31:0]	0		-1								
mem[67][31:0]	0				(2						
mem[68][31:0]	0					[-3					
mem[69][31:0]	0) [5			
mem[70][31:0]) (-8		
mem[71][31:0]										(13	
mem[72][31:0]											(-21
reg[0][31:0]		Ve \/o									
reg[1][31:0]		<u> </u>	1 Vo Vi	V2	V2 V2	V2 VI	V2 V4 V5	V	Ve Ve Ve	Ve Ve Ve	Va Va Va
reg[2][31:0]	XXX		1 X2 X1		X3 X2			X4	X5 X6 X5		X7 X8 X7
reg[3][31:0]		Yn Yn) -1	<u>,∖⊥</u> (-1	X 2)-1 (-3			3 X-8	X5 X13	
reg[4][31:0]	XXX		<u></u>	\ -⊥](2	<u></u>		X5	χ-8) (13
I											
I											
I											
I											
I											
I											

Time	10	IS .	20 12		31 ts		
Time reg[0][31:0]	uu+ AC000003						
reg[1][31:0]	иииииии	(OEB00000					
reg[2][31:0]	иииииии	·	00000018			X 0000000C	
reg[3][31:0]	иииииии			(OEAFFFAC		·	
reg[4][31:0]	սսսսսսս			,	(54002A03		
reg[5][31:0]	11111111111111				A		(540AEA03
103(3)(31 0)	aaaaaa		-				No Tormino

