0.0.1 Memory Allocation




Figure 1: vDNN performance, showing the throughput using various memory allocation strategies. (Adopted figure from [1])

While designed specifically for training networks that would otherwise be to large for a GPU, the memory manager vDNN proposed by Rhu et al [1] does provide some insight into the importance of memory locality to neural network throughput. Fig. 1 summarizes the performance of neural networks using vDNN to manage memory compared to a baseline memory management policy (base). The vDNN policies include: static policies (denoted as all and conv) and a dynamic policy (dyn). base simply loads the full model into the GPU memory, consequently providing optimal memory locality. all refers to a policy of moving all Xs out of GPU memory, and conv only offloads Xs from convolutional layers, Xs are the input matrices to each layer, denoted by the red arrows in Fig. 2. Each of base, conv and all are evaluated using two distinct convolutional algorithms - memory-optimal (m) and performance-optimal (p). Finally the dyn allocation policy chooses (m) and (p) dynamically at runtime.

Observing the results in Fig. 1 where performance is characterized by latency during feature extraction layers; a significant performance loss is evident in the *all* policy compared to baseline, this loss is caused because no effort is made to optimise the location of network parameters in memory. In this example the memory allocations are being measured between memory in the GPU (VRAM) and host memory (DRAM) accessed via the PCI lanes. This does show how important the latency in memory access can be crucial for model throughput.



Figure 2: Memory allocations required for linear networks. All green (W) and red (X) arrows are allocated during inference, the blue and yellow arrows are allocated during training. (Adopted figure from [1])

0.0.2 Memory Access

A significant portion of DNN computation is matrix-vector multiplication, ideally weight reuse techniques can speed up these operations. However some DNNs feature FC layers with more than a hundred million weights (Fig. 3), memory bandwidth here can be an issue since loading these weights can be a significant bottleneck [2]. As observed in Section 0.0.1 this indicates that compression (Section ??) techniques could help alliviate this bottleneck by making parameters avaliable for cache reuse.




Figure 3: Operations demanded in different layers (GOP) (Adopted figure from [2])

Often modern networks are so large and complex there can still be an insufficient cache capacity for the full network parameters even when using modern compression techniques such as described in [3], in a follow up paper Han et al. [4] discuss this case where memory accesses occur for every operation because the codebook (from a pruned and then quantised network) cannot be reused properly. This paper proposes EIE (an FPGA inference engine for compressed networks) also shows that while compression does reduce the total number of operations, and a tangible speedup can be observed in the FC layers see Fig. 4, this technique when applied to convolutional layers has some issues.

Han et al [4] provide an elegant description of a technique for exploiting the sparity of activations by storing an encoded sparse weight matrix in a variant of compressed sparse column format [5], however implementing this is problematic (particularly in convolutional layers) due to the irregular memory access patterns, lack of library and kernel level support for this style of sparse matrix (as discussed in Section ??). It should also be noted that Fig. 4 is comparing general purpose compute hardware with a custom built FPGA, so the speedup while impressive would be more appropriate compared to other purpose built FPGAs, however the most pertinent part of this Figure is the single batch size FC layer comparison between dense and sparse matrices.

Platform	Batch	Matrix	AlexNet			VGG16			NT-		
	Size	Type	FC6	FC7	FC8	FC6	FC7	FC8	We	Wd	LSTM
CPU (Core i7-5930k)	1	dense	7516.2	6187.1	1134.9	35022.8	5372.8	774.2	605.0	1361.4	470.5
	64	sparse	3066.5	1282.1	890.5	3774.3	545.1	777.3	261.2	437.4	260.0
		dense	318.4	188.9	45.8	1056.0	188.3	45.7	28.7	69.0	28.8
		sparse	1417.6	682.1	407.7	1780.3	274.9	363.1	117.7	176.4	107.4
GPU (Titan X)	1	dense	541.5	243.0	80.5	1467.8	243.0	80.5	65	90.1	51.9
	64	sparse	134.8	65.8	54.6	167.0	39.8	48.0	17.7	41.1	18.5
		dense	19.8	8.9	5.9	53.6	8.9	5.9	3.2	2.3	2.5
		sparse	94.6	51.5	23.2	121.5	24.4	22.0	10.9	11.0	9.0
mGPU (Tegra K1)		dense	12437.2	5765.0	2252.1	35427.0	5544.3	2243.1	1316	2565.5	956.9
	64	sparse	2879.3	1256.5	837.0	4377.2	626.3	745.1	240.6	570.6	315
		dense	1663.6	2056.8	298.0	2001.4	2050.7	483.9	87.8	956.3	95.2
		sparse	4003.9	1372.8	576.7	8024.8	660.2	544.1	236.3	187.7	186.5
EIE	Theoretical Time		28.1	11.7	8.9	28.1	7.9	7.3	5.2	13.0	6.5
	Actual Time		30.3	12.2	9.9	34.4	8.7	8.4	8.0	13.9	7.5

Figure 4: Wall clock time (μ) comparison for sparse and dense matrices in FC layers between CPU, GPU, mGPU and EIE (an FPGA custom accelerator) (Adopted figure from [4])