



A

B


DECOUPLING CAPS FOR VCCIO BANKS 1/2








DECOUPLING CAPS FOR VCCIO BANKS 3/4



DECOUPLING CAPS FOR VCCIO BANKS 5/6



DECOUPLING CAPS FOR VCCIO BANKS 7/8




© TELECOM ParisTech / COMELEC
46 rue Barrault
75634 Paris Cedex 13
France


Rotative_base

Size	A	FPGA / IO	Rev
Modification Date:	06/01/2018 at 14:33:24	Sheet: 02 / 05	1.0


A

B







LED PSU: 5V
50A max, ~44A used



FPGA IO PSU: 3V
1A max, ~0.01A used




FPGA IO PSU: 2V5
1A max, ~0.05A used









SoM PSU: 5V
3A max, ~2A used

FPGA & glue logic PSU: 3V3
3A max, ~1.5A used




NOTE: The absence of a resistor network for the output voltage is not an oversight. The feedback voltage reference is 1.2V for the adjustable model, so no need for a resistor network as we want 1.2V.

© TELECOM ParisTech / COMELEC 46 rue Barrault 75634 Paris Cedex 13 France		
Rotative_base		
Size A	PSU	Rev 1.0
Modification Date: 06/01/2018 at 14:33:24	Sheet: 04 / 05	



Hall effect sensors



System UART from SoM (e.g. for Uboot)

- (2) << DRV_SOUT_DATA ○ PT6
- (3,2) << SOM_MOSI ○ PT10
- (3,2) << SOM_MISO ○ PT11
- (3,2) << SOM_SCLK ○ PT12
- (3,2) << SOM_CS ○ PT13
- (5,2) << ENCODER_A ○ PT1
- (5,2) << ENCODER_B ○ PT2
- (5,2) << ENCODER_C ○ PT3
- (5,2) << ENCODER_D ○ PT4
- (3) << FPGA_JTAG_TDI ○ PT90
- (3) << FPGA_JTAG_TCK ○ PT91
- (3) << FPGA_JTAG_TMS ○ PT92
- (3) << FPGA_JTAG_TDO ○ PT93

© TELECOM ParisTech / COMELEC
46 rue Barrault
75634 Paris Cedex 13
France

Rotative_base

Size	A	I/O	Rev
Modification Date:	06/01/2018 at 14:35:02	Sheet: 05 / 05	1.0