



A

B


DECOUPLING CAPS FOR VCCIO BANKS 1/2








DECOUPLING CAPS FOR VCCIO BANKS 3/4



DECOUPLING CAPS FOR VCCIO BANKS 5/6



DECOUPLING CAPS FOR VCCIO BANKS 7/8




© TELECOM ParisTech / COMELEC
46 rue Barrault
75634 Paris Cedex 13
France


Rotative_base

Size	A	FPGA / IO	Rev
Modification Date:	08/01/2018 at 00:51:01	Sheet: 02 / 05	1.0

A






B






2


1



Rotary encoder



Hall effect sensors



System UART from SoM (e.g. for Uboot)

- (2) << DRV_SOUT_DATA ○ PT6
- (3,2) << SOM_MOSI ○ PT10
- (3,2) << SOM_MISO ○ PT11
- (3,2) << SOM_SCLK ○ PT12
- (3,2) << SOM_CS ○ PT13
- (5,2) << ENCODER_A ○ PT1
- (5,2) << ENCODER_B ○ PT2
- (5,2) << ENCODER_C ○ PT3
- (5,2) << ENCODER_D ○ PT4
- (3) << FPGA_JTAG_TDI ○ PT90
- (3) << FPGA_JTAG_TCK ○ PT91
- (3) << FPGA_JTAG_TMS ○ PT92
- (3) << FPGA_JTAG_TDO ○ PT93

© TELECOM ParisTech / COMELEC
46 rue Barrault
75634 Paris Cedex 13
France

Rotative_base

Size	A	I/O	Rev
Modification Date:	08/01/2018 at 00:51:01	Sheet: 05 / 05	1.0

B