

Intel MAX 10 FPGA Device Datasheet

M10-DATASHEET 2017.06.16





Contents

el® MAX® 10 FPGA Device Datasheet	3
Electrical Characteristics	
Operating Conditions	
Switching Characteristics	2!
Core Performance Specifications	20
Periphery Performance Specifications	3!
Configuration Specifications	
JTAG Timing Parameters	
Remote System Upgrade Circuitry Timing Specifications	58
User Watchdog Internal Circuitry Timing Specifications	59
Uncompressed Raw Binary File (.rbf) Sizes	59
Internal Configuration Time	59
Internal Configuration Timing Parameter	6
I/O Timing	6
Programmable IOE Delay	62
Programmable IOE Delay On Row Pins	
Programmable IOE Delay for Column Pins	62
Glossary	63
Document Revision History for MAX 10 FPGA Device Datasheet	6 ^t



Intel® MAX® 10 FPGA Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel MAX® 10 devices.

Table 1. MAX 10 Device Grades and Speed Grades Supported

Device Grade	Speed Grade Supported
Commercial	-C7-C8 (slowest)
Industrial	-I6 (fastest)-I7
Automotive	-A6-A7

Note:

The -I6 and -A6 speed grades of the MAX 10 FPGA devices are not available by default in the Quartus[®] Prime software. Contact your local Intel sales representatives for support.

Related Links

Device Ordering Information, MAX 10 FPGA Device Overview

Provides more information about the densities and packages of devices in the MAX 10.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of MAX 10 devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Operating Conditions

MAX 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the MAX 10 devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions for MAX 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution:

Conditions outside the range listed in the absolute maximum ratings tables may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Single Supply Devices Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings for MAX 10 Single Supply Devices

Symbol	Parameter	Min	Max	Unit
V _{CC_ONE}	Supply voltage for core and periphery through on-die voltage regulator	-0.5	3.9	V
V _{CCIO}	Supply voltage for input and output buffers		3.9	V
V _{CCA} Supply voltage for phase-locked loop (PLL) regulator and analog-to-digital converter (ADC) block (analog)		-0.5	3.9	V

Dual Supply Devices Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings for MAX 10 Dual Supply Devices

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply voltage for core and periphery	-0.5	1.63	V
V _{CCIO}	Supply voltage for input and output buffers	-0.5	3.9	V
V _{CCA}	Supply voltage for PLL regulator (analog)	-0.5	3.41	V
contin				



Symbol	Parameter	Min	Max	Unit
V _{CCD_PLL}	Supply voltage for PLL regulator (digital)	-0.5	1.63	V
V _{CCA_ADC}	Supply voltage for ADC analog block	-0.5	3.41	V
V _{CCINT}	Supply voltage for ADC digital block	-0.5	1.63	V

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings for MAX 10 Devices

Symbol	Parameter	Min	Max	Unit
V _I	DC input voltage	-0.5	4.12	V
I _{OUT}	DC output current per pin	-25	25	mA
T _{STG}	Storage temperature	-65	150	°C
T _J	Operating junction temperature	-40	125	°C

Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for \sim 11.7% over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

 Table 5.
 Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for MAX 10 Devices

Condition (V)	Overshoot Duration as % of High Time	Unit
4.12	100.0	%
4.17	11.7	%
4.22	7.1	%
4.27	4.3	%
		continued



Condition (V)	Overshoot Duration as % of High Time	Unit
4.32	2.6	%
4.37	1.6	%
4.42	1.0	%
4.47	0.6	%
4.52	0.3	%
4.57	0.2	%

Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for MAX 10 devices. The tables list the steady-state voltage values expected from MAX 10 devices. Power supply ramps must all be strictly monotonic, without plateaus.

Single Supply Devices Power Supplies Recommended Operating Conditions

Table 6. Power Supplies Recommended Operating Conditions for MAX 10 Single Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit	
V _{CC_ONE} ¹	Supply voltage for core and periphery through on- die voltage regulator	_	2.85/3.135	3.0/3.3	3.15/3.465	V	
V _{CCIO} ²	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V	
		3.0 V	2.85	3	3.15	V	
		2.5 V	2.375	2.5	2.625	V	
		1.8 V	1.71	1.8	1.89	V	
		1.5 V	1.425	1.5	1.575	V	
	continued						

¹ V_{CCA} must be connected to $V_{\text{CC_ONE}}$ through a filter.

 $^{2\} V_{CCIO}$ for all I/O banks must be powered up during user mode because V_{CCIO} I/O banks are used for the ADC and I/O functionalities.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V _{CCA} ¹	Supply voltage for PLL regulator and ADC block (analog)	_	2.85/3.135	3.0/3.3	3.15/3.465	V

Dual Supply Devices Power Supplies Recommended Operating Conditions

Table 7. Power Supplies Recommended Operating Conditions for MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{CC}	Supply voltage for core and periphery	_	1.15	1.2	1.25	V
V _{CCIO} ³	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V _{CCA} ⁴	Supply voltage for PLL regulator (analog)	_	2.375	2.5	2.625	V
V _{CCD_PLL} ⁵	Supply voltage for PLL regulator (digital)	_	1.15	1.2	1.25	V
V _{CCA_ADC}	Supply voltage for ADC analog block	_	2.375	2.5	2.625	V
V _{CCINT}	Supply voltage for ADC digital block	_	1.15	1.2	1.25	V

³ V_{CCIO} for all I/O banks must be powered up during user mode because V_{CCIO} I/O banks are used for the ADC and I/O functionalities.

⁴ All V_{CCA} pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

⁵ V_{CCD_PLL} must always be connected to V_{CC} through a decoupling capacitor and ferrite bead.



Recommended Operating Conditions

Table 8. Recommended Operating Conditions for MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
VI	DC input voltage	-	-0.5	3.6	V
Vo	Output voltage for I/O pins	-	0	V _{CCIO}	V
T ₃	Operating junction temperature	Commercial	0	85	°C
		Industrial	-40 ⁶	100	°C
		Automotive	-40 ⁶	125	°C
t _{RAMP}	Power supply ramp time	-	7	10	ms
I _{Diode}	Magnitude of DC current across PCI* clamp diode when enabled	_	_	10	mA

Related Links

Instant-On Support, MAX 10 Power Management User Guide

Provides more information about power-up sequence for instant-on feature.

Programming/Erasure Specifications

Table 9. Programming/Erasure Specifications for MAX 10 Devices

This table shows the programming cycles and data retention duration of the user flash memory (UFM) and configuration flash memory (CFM) blocks.

^{6 -40°}C is only applicable to Start of Test, when the device is powered-on. The device does not stay at the minimum junction temperature for a long time.

⁷ There is no absolute minimum value for the ramp time requirement. Intel characterized the minimum ramp time at 200 µs.



For more information about data retention duration with 10,000 programming cycles for automotive temperature devices, contact your Intel quality representative.

Erase and reprogram cycles (E/P) ⁸ (Cycles/page)	Temperature (°C)	Data retention duration (Years)	
10,000	85	20	
10,000	100	10	

DC Characteristics

Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

Related Links

- Early Power Estimator User Guide
 Provides more information about power estimation tools.
- Power Analysis chapter, Quartus Prime Handbook
 Provides more information about power estimation tools.

I/O Pin Leakage Current

The values in the table are specified for normal device operation. The values vary during device power-up. This applies for all V_{CCIO} settings (3.3, 3.0, 2.5, 1.8, 1.5, 1.35, and 1.2 V).

 $10 \mu A$ I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on.

⁸ The number of E/P cycles applies to the smallest possible flash block that can be erased or programmed in each MAX 10 device. Each MAX 10 device has multiple flash pages per device.



Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.

Table 10. I/O Pin Leakage Current for MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
I _I	Input pin leakage current	$V_{\rm I} = 0 \text{ V to } V_{\rm CCIOMAX}$	-10	10	μΑ
I _{OZ}	Tristated I/O pin leakage current	V _O = 0 V to V _{CCIOMAX}	-10	10	μΑ

Table 11. ADC_VREF Pin Leakage Current for MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
I _{adc_vref}	ADC_VREF pin leakage current	Single supply mode	_	10	μΑ
		Dual supply mode	_	20	μΑ

Bus Hold Parameters

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 12. Bus Hold Parameters for MAX 10 Devices

Parameter	Condition	V _{CCIO} (V)						Unit						
		1	.2	1	.5	1	.8	2	.5	3	.0	3	.3	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold low, sustaining current	V _{IN} > V _{IL} (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μΑ
Bus-hold high, sustaining current	V _{IN} < V _{IH} (minimum)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μА
Bus-hold low, overdrive current	0 V < V _{IN} < V _{CCIO}	_	125	_	175	_	200	_	300	_	500	_	500	μА
Bus-hold high, overdrive current	0 V < V _{IN} < V _{CCIO}	_	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μА
Bus-hold trip point	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V



Series OCT without Calibration Specifications

Table 13. Series OCT without Calibration Specifications for MAX 10 Devices

This table shows the variation of on-chip termination (OCT) without calibration across process, voltage, and temperature (PVT).

Description	V _{CCIO} (V)	Resistance Tolerance		Unit
		-C7, -I6, -I7, -A6, -A7	-C8	
Series OCT without calibration	3.00	±35	±30	%
	2.50	±35	±30	%
	1.80	±40	±35	%
	1.50	±40	±40	%
	1.35	±40	±50	%
	1.20	±45	±60	%

Series OCT with Calibration at Device Power-Up Specifications

Table 14. Series OCT with Calibration at Device Power-Up Specifications for MAX 10 Devices

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

Description	V _{CCIO} (V)	Calibration Accuracy	Unit
Series OCT with calibration at device power-up	3.00	±12	%
	2.50	±12	%
	1.80	±12	%
	1.50	±12	%
	1.35	±12	%
	1.20	±12	%



OCT Variation after Calibration at Device Power-Up

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up.

Use the following table and equation to determine the final OCT resistance considering the variations after calibration at device power-up.

Table 15. OCT Variation after Calibration at Device Power-Up for MAX 10 Devices

This table lists the change percentage of the OCT resistance with voltage and temperature.

Desccription	Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
OCT variation after calibration at device power-up	3.00	0.25	-0.027
	2.50	0.245	-0.04
	1.80	0.242	-0.079
	1.50	0.235	-0.125
	1.35	0.229	-0.16
	1.20	0.197	-0.208

Figure 1. Equation for OCT Resistance after Calibration at Device Power-Up

$$\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV$$

$$\Delta R_T = (T_2 - T_1) \times dR/dT$$
 For $\Delta R_X < 0$; $MF_X = 1/(|\Delta R_X|/100 + 1)$ For $\Delta R_X > 0$; $MF_X = \Delta R_X/100 + 1$
$$MF = MF_V \times MF_T$$

$$R_{final} = R_{initial} \times MF$$

Intel® MAX® 10 FPGA Device Datasheet



The definitions for equation are as follows:

- T₁ is the initial temperature.
- T₂ is the final temperature.
- MF is multiplication factor.
- R_{initial} is initial resistance.
- R_{final} is final resistance.
- Subscript x refers to both V and T.
- ΔR_V is variation of resistance with voltage.
- ΔR_T is variation of resistance with temperature.
- dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- V₁ is the initial voltage.
- V₂ is final voltage.

The following figure shows the example to calculate the change of 50 Ω I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.



Figure 2. Example for OCT Resistance Calculation after Calibration at Device Power-Up

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.027 = -4.05$$

$$\Delta R_T = (85 - 25) \times 0.25 = 15$$

Because ΔR_V is negative,

$$MF_V = 1/(4.05/100 + 1) = 0.961$$

Because ΔR_T is positive,

$$MF_T = 15/100 + 1 = 1.15$$

$$MF = 0.961 \times 1.15 = 1.105$$

$$R_{final} = 50 \times 1.105 = 55.25\Omega$$

Pin Capacitance

Table 16. Pin Capacitance for MAX 10 Devices

Symbol	Parameter	Maximum	Unit
C _{IOB}	Input capacitance on bottom I/O pins	8	pF
C _{IOLRT}	Input capacitance on left/right/top I/O pins	7	pF
C _{LVDSB}	Input capacitance on bottom I/O pins with dedicated LVDS output ⁹	8	pF
C _{ADCL}	Input capacitance on left I/O pins with ADC input 10	9	pF
$C_{VREFLRT}$ Input capacitance on left/right/top dual purpose V_{REF} pin when used as V_{REF} or user I/O pin 11		48	pF
			continued

⁹ Dedicated LVDS output buffer is only available at bottom I/O banks.

¹⁰ ADC pins are only available at left I/O banks.



Symbol	Parameter	Maximum	Unit
C _{VREFB}	Input capacitance on bottom dual purpose V_{REF} pin when used as V_{REF} or user I/O pin	50	pF
C _{CLKB}	Input capacitance on bottom dual purpose clock input pins ¹²	7	pF
C _{CLKLRT}	Input capacitance on left/right/top dual purpose clock input pins 12	6	pF

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 17. Internal Weak Pull-Up Resistor for MAX 10 Devices

Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
R_ _{PU}	Value of I/O pin (dedicated and dual-purpose) pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled	$V_{CCIO} = 3.3 V \pm 5\%$	7	12	34	kΩ
		$V_{CCIO} = 3.0 \text{ V} \pm 5\%$	8	13	37	kΩ
		$V_{CCIO} = 2.5 V \pm 5\%$	10	15	46	kΩ
		$V_{CCIO} = 1.8 \text{ V} \pm 5\%$	16	25	75	kΩ
	$V_{CCIO} = 1.5 V \pm 5\%$	20	36	106	kΩ	
		V _{CCIO} = 1.2 V ± 5%	33	82	179	kΩ

Hot-Socketing Specifications

Table 18. Hot-Socketing Specifications for MAX 10 Devices

Symbol	Parameter	Maximum
I _{IOPIN(DC)}	DC current per I/O pin	300 μΑ
I _{IOPIN(AC)}	AC current per I/O pin	8 mA ¹³

When V_{REF} pin is used as regular input or output, F_{max} performance is reduced due to higher pin capacitance. Using the V_{REF} pin capacitance specification from device datasheet, perform SI analysis on your board setup to determine the F_{max} of your system.

^{12 10}M40 and 10M50 devices have dual purpose clock input pins at top/bottom I/O banks.



Hysteresis Specifications for Schmitt Trigger Input

MAX 10 devices support Schmitt trigger input on all I/O pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

Table 19. Hysteresis Specifications for Schmitt Trigger Input for MAX 10 Devices

Symbol	Parameter	Condition	Minimum	Unit
V _{HYS}	Hysteresis for Schmitt trigger input	V _{CCIO} = 3.3 V	180	mV
		V _{CCIO} = 2.5 V	150	mV
		V _{CCIO} = 1.8 V	120	mV
		V _{CCIO} = 1.5 V	110	mV

¹³ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is I/O pin capacitance and dv/dt is the slew rate.



Figure 3. LVTTL/LVCMOS Input Standard Voltage Diagram







Figure 4. Schmitt Trigger Input Standard Voltage Diagram



I/O Standards Specifications

Tables in this section list input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by MAX 10 devices.

For minimum voltage values, use the minimum V_{CCIO} values. For maximum voltage values, use the maximum V_{CCIO} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.



Single-Ended I/O Standards Specifications

Table 20. Single-Ended I/O Standards Specifications for MAX 10 Devices

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

I/O Standard		V _{CCIO} (V)		VII	(V)	V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL} (mA)	I _{OH} (mA)
	Min	Тур	Max	Min	Max	Min	Max	Max	Min		
3.3 V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3 V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	2	-2
3.0 V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.45	2.4	4	-4
3.0 V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V LVTTL and LVCMOS	2.375	2.5	2.625	-0.3	0.7	1.7	V _{CCIO} + 0.3	0.4	2	1	-1
1.8 V LVTTL and LVCMOS	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	2.25	0.45	V _{CCIO} - 0.45	2	-2
1.5 V LVCMOS	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
1.2 V LVCMOS	1.14	1.2	1.26	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
3.3 V Schmitt Trigger	3.135	3.3	3.465	-0.3	0.8	1.7	V _{CCIO} + 0.3	_	_	_	_
2.5 V Schmitt Trigger	2.375	2.5	2.625	-0.3	0.7	1.7	V _{CCIO} + 0.3	_	_	_	_
1.8 V Schmitt Trigger	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	_	_	_	_
1.5 V Schmitt Trigger	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	_	_	_	_
3.0 V PCI	2.85	3	3.15	_	0.3 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5



Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 21. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for MAX 10 Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V) ¹⁴	
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
SSTL-135 Class I, II	1.283	1.35	1.45	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 × V _{CCIO}	0.5 × V _{CCIO} 15	0.52 × V _{CCIO} ¹⁵	_	0.5 × V _{CCIO}	_
				0.47 × V _{CCIO}	0.5 × V _{CCIO} ¹⁶	0.53 × V _{CCIO}			
HSUL-12	1.14	1.2	1.3	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	_	_	_

¹⁴ V_{TT} of transmitting device must track V_{REF} of the receiving device.

¹⁵ Value shown refers to DC input reference voltage, $V_{REF(DC)}$.

¹⁶ Value shown refers to AC input reference voltage, V_{REF(AC)}.



Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 22. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for MAX 10 Devices

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL-15 Class I specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

I/O Standard	V _{IL(D}	oc) (V)	V _{IH(DO}	c) (V)	V _{IL(A}	_(C) (V)	V _{IH(A}	_{C)} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL} (mA)	I _{OH} (mA)
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min		
SSTL-2 Class I	_	V _{REF} - 0.18	V _{REF} + 0.18	_	_	V _{REF} - 0.31	V _{REF} + 0.31	_	V _{TT} - 0.57	V _{TT} + 0.57	8.1	-8.1
SSTL-2 Class II	_	V _{REF} - 0.18	V _{REF} + 0.18	_	_	V _{REF} - 0.31	V _{REF} + 0.31	_	V _{TT} - 0.76	V _{TT} + 0.76	16.4	-16.4
SSTL-18 Class I	_	V _{REF} - 0.125	V _{REF} + 0.125	_	_	V _{REF} - 0.25	V _{REF} + 0.25	_	V _{TT} - 0.475	V _{TT} + 0.475	6.7	-6.7
SSTL-18 Class II	_	V _{REF} - 0.125	V _{REF} + 0.125	_	_	V _{REF} - 0.25	V _{REF} + 0.25	_	0.28	V _{CCIO} - 0.28	13.4	-13.4
SSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.175	V _{REF} + 0.175	_	0.2 × V _{CCIO}	0.8 × V _{CCIO}	8	-8
SSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.175	V _{REF} + 0.175	_	0.2 × V _{CCIO}	0.8 × V _{CCIO}	16	-16
SSTL-135	_	V _{REF} - 0.09	V _{REF} + 0.09	_	_	V _{REF} - 0.16	V _{REF} + 0.16	_	0.2 × V _{CCIO}	0.8 × V _{CCIO}	_	_
HSTL-18 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16



I/O Standard	V _{IL(D}	_{C)} (V)	V _{IH(D}	_{C)} (V)	V _{IL(A}	_{C)} (V)	V _{IH(A}	_{c)} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL} (mA)	I _{OH} (mA)
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min		
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	14	-14
HSUL-12	_	V _{REF} - 0.13	V _{REF} + 0.13	_	_	V _{REF} – 0.22	V _{REF} + 0.22	_	0.1 × V _{CCIO}	0.9 × V _{CCIO}	_	-

Differential SSTL I/O Standards Specifications

Differential SSTL requires a V_{REF} input.

Table 23. Differential SSTL I/O Standards Specifications for MAX 10 Devices

I/O Standard		V _{CCIO} (V)		V _{Swing(}	_{DC)} (V)	V _{X(AC)} (V)			V _{Swing(AC)} (V)		
	Min	Тур	Max	Min	Max ¹⁷	Min	Тур	Max	Min	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V _{CCIO}	V _{CCIO} /2 - 0.2	_	V _{CCIO} / 2+ 0.2	0.7	V _{CCIO}	
SSTL-18 Class I, II	1.7	1.8	1.9	0.25	V _{CCIO}	V _{CCIO} /2 - 0.175	-	V _{CCIO} / 2+ 0.175	0.5	V _{CCIO}	
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	V _{CCIO} /2 - 0.15	_	V _{CCIO} /2 + 0.15	2(V _{IH(AC)} - V _{REF})	2(V _{IL(AC)} - V _{REF})	
SSTL-135	1.283	1.35	1.45	0.18	_	V _{REF} - 0.135	0.5 × V _{CCIO}	V _{REF} + 0.135	2(V _{IH(AC)} - V _{REF})	2(V _{IL(AC)} - V _{REF})	

Differential HSTL and HSUL I/O Standards Specifications

Differential HSTL requires a V_{REF} input.

¹⁷ The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).



Table 24. Differential HSTL and HSUL I/O Standards Specifications for MAX 10 Devices

I/O Standard		V _{CCIO} (V)		V _{DIF(D}	oc) (V)		V _{X(AC)} (V)		V _{CM(DC)} (V)			V _{DIF(AC)} (V)
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	_	0.95	0.85	_	0.95	0.4
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO}	0.48 × V _{CCIO}	0.5 × V _{CCIO}	0.52 × V _{CCIO}	0.48 × V _{CCIO}	0.5 × V _{CCIO}	0.52 × V _{CCIO}	0.3
HSUL-12	1.14	1.2	1.3	0.26	_	0.5 × V _{CCIO} - 0.12	0.5 × V _{CCIO}	0.5 × V _{CCIO} + 0.12	0.4 × V _{CCIO}	0.5 × V _{CCIO}	0.6 × V _{CCIO}	0.44

Differential I/O Standards Specifications

Table 25. Differential I/O Standards Specifications for MAX 10 Devices

I/O Standard		V _{CCIO} (V))	V _{ID} ((mV)		V _{ICM} (V) ¹⁸		V _o	_D (mV) ¹	920	\	/ _{OS} (V) ¹	9
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL ²¹	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.8	_	_	_	_	_	_
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.8						
						1.05	D _{MAX} > 700 Mbps	1.55						
LVDS	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.8	247	_	600	1.125	1.25	1.375
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.8						
		'		,	continued								inued	

18 V_{IN} range: 0 $V \le V_{IN} \le 1.85 V$.

19 R_L range: $90 \le R_L \le 110 \Omega$.

20 Low V_{OD} setting is only supported for RSDS standard.

21 LVPECL input standard is only supported at clock input. Output standard is not supported.



I/O Standard		V _{CCIO} (V))	V _{ID} ((mV)		V _{ICM} (V) ¹⁸		v _o	_D (mV) ¹	.920	,	V _{os} (V) ¹	9
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						1.05	D _{MAX} > 700 Mbps	1.55						
BLVDS ²²	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_	_	_
mini-LVDS ²³	2.375	2.5	2.625	_	-	_	_	_	300	-	600	1	1.2	1.4
RSDS ²³	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
PPDS (Row I/Os)	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.4
TMDS ²⁴	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.8	_	_	_	_	_	_
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.8						
						1.05	D _{MAX} > 700 Mbps	1.55						
Sub-LVDS ²⁵	1.71	1.8	1.89	100	_	0.55	_	1.25		26	•	0.8	0.9	1
SLVS	2.375	2.5	2.625	100	_	0.05	_	1.1		26			27	!
			•	<u> </u>		•	'	•	<u>'</u>			•	cont	inued

 $[\]begin{array}{lll} 18 & V_{IN} \; range \hbox{:} \; 0 \; V \leq V_{IN} \leq 1.85 \; V. \\ 19 & R_L \; range \hbox{:} \; 90 \leq R_L \leq 110 \; \Omega. \\ 20 & Low \; V_{OD} \; setting \; is \; only \; supported \; for \; RSDS \; standard. \end{array}$



I/O Standard		V _{CCIO} (V)		V _{ID} ((mV)		V _{ICM} (V) ¹⁸		v _o	_D (mV) ¹	920	١	/ _{OS} (V) 1	9
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
HiSpi	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.8	_	_	_	_	_	_
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.8						
						1.05	D _{MAX} > 700 Mbps	1.55						

Related Links

MAX 10 LVDS SERDES I/O Standards Support, MAX 10 High-Speed LVDS I/O User Guide Provides the list of I/O standards supported in single supply and dual supply devices.

Switching Characteristics

This section provides the performance characteristics of MAX 10 core and periphery blocks.

- 24 Supported with requirement of an external level shift
- 25 Sub-LVDS input buffer is using 2.5 V differential buffer.
- 26 Differential output depends on the values of the external termination resistors.
- 27 Differential output offset voltage depends on the values of the external termination resistors.

¹⁸ V_{IN} range: 0 $V \le V_{IN} \le 1.85$ V.

¹⁹ R_L range: $90 \le R_L \le 110 \Omega$.

²⁰ Low V_{OD} setting is only supported for RSDS standard.

²² No fixed V_{IN} , V_{OD} , and V_{OS} specifications for Bus LVDS (BLVDS). They are dependent on the system topology.

²³ Mini-LVDS, RSDS, and Point-to-Point Differential Signaling (PPDS) standards are only supported at the output pins for MAX 10 devices.



Core Performance Specifications

Clock Tree Specifications

Table 26. Clock Tree Specifications for MAX 10 Devices

Device			Performance			Unit
	-16	-A6, -C7	-17	-A7	-C8	
10M02	450	416	416	382	402	MHz
10M04	450	416	416	382	402	MHz
10M08	450	416	416	382	402	MHz
10M16	450	416	416	382	402	MHz
10M25	450	416	416	382	402	MHz
10M40	450	416	416	382	402	MHz
10M50	450	416	416	382	402	MHz

PLL Specifications

Table 27. PLL Specifications for MAX 10 Devices

 $V_{\text{CCD_PLL}}$ should always be connected to V_{CCINT} through decoupling capacitor and ferrite bead.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{IN} ²⁸	Input clock frequency	_	5	-	472.5	MHz
f _{INPFD}	Phase frequency detector (PFD) input frequency	_	5	-	325	MHz
						continued

²⁸ This parameter is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

Intel® MAX® 10 FPGA Device Datasheet



Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{VCO} ²⁹	PLL internal voltage-controlled oscillator (VCO) operating range	_	600	_	1300	MHz
f _{INDUTY}	Input clock duty cycle	_	40	_	60	%
t _{INJITTER_CCJ} 30	Input clock cycle-to-cycle jitter	F _{INPFD} ≥ 100 MHz	_	_	0.15	UI
		F _{INPFD} < 100 MHz	_	_	±750	ps
f _{OUT_EXT} ²⁸	PLL output frequency for external clock output	_	_	_	472.5	MHz
f _{OUT}	PLL output frequency to global clock	-6 speed grade	_	_	472.5	MHz
		-7 speed grade	_	_	450	MHz
		-8 speed grade	_	_	402.5	MHz
t _{OUTDUTY}	Duty cycle for external clock output	Duty cycle set to 50%	45	50	55	%
t _{LOCK}	Time required to lock from end of device configuration	_	_	_	1	ms
t _{DLOCK}	Time required to lock dynamically	After switchover, reconfiguring any non-post-scale counters or delays, or when areset is deasserted	_	_	1	ms
t _{OUTJITTER_PERIOD_IO} 31	Regular I/O period jitter	F _{OUT} ≥ 100 MHz	_	_	650	ps
		F _{OUT} < 100 MHz	_	_	75	mUI
t _{OUTJITTER_CCJ_IO} 31	Regular I/O cycle-to-cycle jitter	F _{OUT} ≥ 100 MHz	_	_	650	ps
		F _{OUT} < 100 MHz	_	_	75	mUI
	'				'	continued

²⁹ The VCO frequency reported by the Quartus Prime software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

³⁰ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.

³¹ Peak-to-peak jitter with a probability level of 10^{-12} (14 sigma, 99.999999994404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	_	-	±50	ps
t _{ARESET}	Minimum pulse width on areset signal.	_	10	_	_	ns
t _{CONFIGPLL}	Time required to reconfigure scan chains for PLLs	_	_	3.5 ³²	_	SCANCLK cycles
f _{SCANCLK}	scanclk frequency	_	_	-	100	MHz

Table 28. PLL Specifications for MAX 10 Single Supply Devices

For V36 package, the PLL specification is based on single supply devices.

Symbol	Parameter	Condition	Max	Unit
toutjitter_period_dedclk 31	Dedicated clock output period jitter	F _{OUT} ≥ 100 MHz	660	ps
		F _{OUT} < 100 MHz	66	mUI
toutjitter_ccj_dedclk 31	Dedicated clock output cycle-to-cycle jitter	F _{OUT} ≥ 100 MHz	660	ps
		F _{OUT} < 100 MHz	66	mUI

Table 29. PLL Specifications for MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Max	Unit
t _{OUTJITTER_PERIOD_DEDCLK} 31	Dedicated clock output period jitter	F _{OUT} ≥ 100 MHz	300	ps
		F _{OUT} < 100 MHz	30	mUI
toutjitter_ccj_dedclk 31	Dedicated clock output cycle-to-cycle jitter	F _{OUT} ≥ 100 MHz	300	ps
		F _{OUT} < 100 MHz	30	mUI

³² With 100 MHz scanclk frequency.



Embedded Multiplier Specifications

Table 30. Embedded Multiplier Specifications for MAX 10 Devices

Mode	Number of Multipliers	Power Supply Mode	Performance			Unit
			-16	-A6, -C7, - 17, -A7	-C8	
9 × 9-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	310	260	210	MHz
18 × 18-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	265	240	190	MHz

Memory Block Performance Specifications

Table 31. Memory Block Performance Specifications for MAX 10 Devices

Memory	Mode	Resourc	ces Used	Power Supply Mode		Performance		Unit
		LEs	M9K Memory		-16	-A6, -C7, - I7, -A7	-C8	
M9K Block	FIFO 256 × 36	47	1	Single supply mode	232	219	204	MHz
				Dual supply mode	330	300	250	MHz
	Single-port 256 × 36	0	1	Single supply mode	232	219	204	MHz
				Dual supply mode	330	300	250	MHz
	Simple dual-port 256 × 36	0	1	Single supply mode	232	219	204	MHz
	CLK			Dual supply mode	330	300	250	MHz
	True dual port 512 × 18	0	1	Single supply mode	232	219	204	MHz
	single CLK			Dual supply mode	330	300	250	MHz



Internal Oscillator Specifications

Table 32. Internal Oscillator Frequencies for MAX 10 Devices

You can access to the internal oscillator frequencies in this table. The duty cycle of internal oscillator is approximately 45%-55%.

Device		Frequency					
	Minimum	Typical	Maximum				
10M02	55	82	116	MHz			
10M04							
10M08							
10M16							
10M25							
10M40	35	52	77	MHz			
10M50							

UFM Performance Specifications

Table 33. UFM Performance Specifications for MAX 10 Devices

Block	Mode	Interface	Device	Frequ	iency	Unit
				Minimum	Maximum	
UFM	Avalon®-MM slave	Parallel ³³	10M02 ³⁴	3.43	7.25	MHz
			10M04, 10M08, 10M16, 10M25, 10M40, 10M50	5	116	MHz
		Serial ³⁴	10M02, 10M04, 10M08, 10M16, 10M25	3.43	7.25	MHz
			10M40, 10M50	2.18	4.81	MHz

³³ Clock source is derived from user, except for 10M02 device.

³⁴ Clock source is derived from 1/16 of the frequency of the internal oscillator.



ADC Performance Specifications

Single Supply Devices ADC Performance Specifications

Table 34. ADC Performance Specifications for MAX 10 Single Supply Devices

	Parameter	Symbol	Condition	Min	Тур	Max	Unit
ADC resolution		_	_	_	_	12	bits
ADC supply voltage		V _{CC_ONE}	_	2.85	3.0/3.3	3.465	V
External reference vo	ltage	V _{REF}	_	V _{CC_ONE} - 0.5	_	V _{CC_ONE}	V
Sampling rate		F _S	Accumulative sampling rate	_	_	1	MSPS
Operating junction te	mperature range	Тյ	-	-40	25	125	°C
Analog input voltage		V _{IN}	Prescalar disabled	0	_	V _{REF}	V
			Prescalar enabled 35	0	_	3.6	V
Input resistance		R _{IN}	_	-	36	_	kΩ
Input capacitance		C _{IN}	_	_	36	_	pF
DC Accuracy	Offset error and drift	E _{offset}	Prescalar disabled	-0.2	_	0.2	%FS
			Prescalar enabled	-0.5	_	0.5	%FS
	Gain error and drift	Egain	Prescalar disabled	-0.5	_	0.5	%FS
			Prescalar enabled	-0.75	_	0.75	%FS
	Differential non linearity	DNL	External V _{REF} , no missing code	-0.9	_	0.9	LSB
			Internal V _{REF} , no missing code	-1	_	1.7	LSB
	Integral non linearity	INL	_	-2	_	2	LSB
	'		'		1	<u> </u>	continued.

³⁵ Prescalar function divides the analog input voltage by half. The analog input handles up to 3.6 V for the MAX 10 single supply devices.

³⁶ Download the SPICE models for simulation.



	Parameter	Symbol	Condition	Min	Тур	Max	Unit
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	-65 ³⁷	_	_	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	54 ³⁸	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	53 ³⁹	_	_	dB
On-Chip Temperature	Temperature sampling rate	T _S	_	_	_	50	kSPS
Sensor	Absolute accuracy	_	-40 to 125°C, with 64 samples averaging	_	_	±10	°C
Conversion Rate 41	Conversion time	_	Single measurement	_	_	1	Cycle
			Continuous measurement	_	_	1	Cycle
			Temperature measurement	_	_	1	Cycle

Related Links

SPICE Models for Intel FPGAs

³⁷ THD with prescalar enabled is 6dB less than the specification.

³⁸ SNR with prescalar enabled is 6dB less than the specification.

³⁹ SINAD with prescalar enabled is 6dB less than the specification.

⁴⁰ For the Quartus Prime software version 15.0 and later, Altera Modular ADC and Altera Modular Dual ADC IP cores handle the 64 samples averaging. For the Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.

⁴¹ For more detailed description, refer to Timing section in the MAX 10 Analog-to-Digital Converter User Guide.



Dual Supply Devices ADC Performance Specifications

Table 35. ADC Performance Specifications for MAX 10 Dual Supply Devices

	Parameter	Symbol	Condition	Min	Тур	Max	Unit
ADC resolution		_	_	_	_	12	bits
Analog supply voltage		V _{CCA_ADC}	_	2.375	2.5	2.625	V
Digital supply voltage		V _{CCINT}	_	1.15	1.2	1.25	V
External reference voltage		V_{REF}	_	V _{CCA_ADC} - 0.5	_	V _{CCA_ADC}	V
Sampling rate		F _S	Accumulative sampling rate	_	-	1	MSPS
Operating junction temp	perature range	T ₁	_	-40	25	125	°C
Analog input voltage		V _{IN}	Prescalar disabled	0	_	V _{REF}	V
			Prescalar enabled ⁴²	0	-	3	V
Analog supply current (DC)	I _{ACC_ADC}	Average current	_	275	450	μΑ
Digital supply current (I	DC)	I _{CCINT}	Average current	_	65	150	μΑ
Input resistance		R _{IN}	_	_	43	_	kΩ
Input capcitance		C _{IN}	_	_	43	_	pF
DC Accuracy	Offset error and drift	E _{offset}	Prescalar disabled	-0.2	-	0.2	%FS
			Prescalar enabled	-0.5	_	0.5	%FS
	Gain error and drift	E _{gain}	Prescalar disabled	-0.5	_	0.5	%FS
			Prescalar enabled	-0.75	_	0.75	%FS
	Differential non linearity	DNL	External V _{REF} , no missing code	-0.9	_	0.9	LSB
		'					continued

⁴² Prescalar function divides the analog input voltage by half. The analog input handles up to 3 V input for the MAX 10 dual supply devices.

⁴³ Download the SPICE models for simulation.



	Parameter	Symbol	Condition	Min	Тур	Max	Unit
			Internal V _{REF} , no missing code	-1	_	1.7	LSB
	Integral non linearity	INL	_	-2	_	2	LSB
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	-70 ⁴⁴⁴⁵⁴⁶	_	_	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	62 ⁴⁷⁴⁸⁴⁶	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, \\ PLL$	61.5 ⁴⁹⁵⁰⁴⁶	_	_	dB
On-Chip Temperature	Temperature sampling rate	T _S	_	-	_	50	kSPS
Sensor	Absolute accuracy	-	-40 to 125°C, with 64 samples averaging	_	_	±5	°C
	·	·		•	<u> </u>		continued

- 49 Signal-to-noise and distortion is 53 dB for dual function pin.
- 50 SINAD with prescalar enabled is 6dB less than the specification.
- 51 For the Quartus Prime software version 15.0 and later, Altera Modular ADC and Altera Modular Dual ADC IP cores handle the 64 samples averaging. For the Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.

⁴⁴ Total harmonic distortion is -65 dB for dual function pin.

⁴⁵ THD with prescalar enabled is 6dB less than the specification.

⁴⁶ When using internal V_{REF} , THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.

⁴⁷ Signal-to-noise ratio is 54 dB for dual function pin.

⁴⁸ SNR with prescalar enabled is 6dB less than the specification.



P	arameter	Symbol	Condition	Min	Тур	Max	Unit
Conversion Rate 52	Conversion time	_	Single measurement	_	_	1	Cycle
			Continuous measurement	_	_	1	Cycle
			Temperature measurement	_	_	1	Cycle

Related Links

SPICE Models for Intel FPGAs

Periphery Performance Specifications

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

For more information about the high-speed and low-speed I/O performance pins, refer to the respective device pin-out files.

Related Links

Documentation: Pin-Out Files for Intel FPGAs

⁵² For more detailed description, refer to Timing section in the MAX 10 Analog-to-Digital Converter User Guide.



True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications

Table 36. True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices

True PPDS transmitter is only supported at bottom I/O banks. Emulated PPDS transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-I6, -A6, -C7, -I7			-A7			-C8			Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency (high-speed I/O performance pin)	×10	5	_	155	5	_	155	5	_	155	MHz
		×8	5	_	155	5	_	155	5	_	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	_	155	5	_	155	5	_	155	MHz
		×2	5	_	155	5	_	155	5	_	155	MHz
		×1	5	_	310	5	_	310	5	_	310	MHz
HSIODR	Data rate (high-speed I/O performance pin)	×10	100	_	310	100	_	310	100	_	310	Mbps
		×8	80	_	310	80	_	310	80	_	310	Mbps
		×7	70	_	310	70	_	310	70	_	310	Mbps
		×4	40	_	310	40	_	310	40	_	310	Mbps
		×2	20	_	310	20	_	310	20	_	310	Mbps
		×1	10	_	310	10	_	310	10	_	310	Mbps
f _{HSCLK}	Input clock frequency (low-speed I/O performance pin)	×10	5	_	150	5	_	150	5	_	150	MHz
		×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	_	300	100	_	300	100	_	300	Mbps
		×8	80	_	300	80	_	300	80	_	300	Mbps
		×7	70	_	300	70	_	300	70	_	300	Mbps
			•			·		·			con	tinued



Symbol	Parameter	Mode	-16	, -A6, -C7	, –17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁵³	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 54	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	-	-	1	-	-	1	-	-	1	ms

⁵³ TCCS specifications apply to I/O banks from the same side only.

⁵⁴ TX jitter is the jitter induced from core noise and I/O switching noise.



True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications

Single Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications

Table 37. True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for MAX 10 Single Supply Devices

True **RSDS** transmitter is only supported at bottom I/O banks. Emulated **RSDS** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16	, -A6, -C7	, - I7		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f _{HSCLK}	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(high-speed I/O performance pin)	×8	5	_	50	5	_	50	5	_	50	MHz
		×7	5	_	50	5	_	50	5	_	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	_	50	5	_	50	5	_	50	MHz
		×1	5	_	100	5	_	100	5	_	100	MHz
HSIODR	Data rate (high-speed	×10	100	_	100	100	_	100	100	_	100	Mbps
	I/O performance pin)	×8	80	_	100	80	_	100	80	_	100	Mbps
		×7	70	_	100	70	_	100	70	_	100	Mbps
		×4	40	_	100	40	_	100	40	_	100	Mbps
		×2	20	_	100	20	_	100	20	_	100	Mbps
		×1	10	_	100	10	_	100	10	_	100	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(low-speed I/O performance pin)	×8	5	_	50	5	_	50	5	_	50	MHz
		×7	5	_	50	5	_	50	5	_	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	_	50	5	_	50	5	_	50	MHz
		×1	5	_	100	5	_	100	5	_	100	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	_	100	100	_	100	100	_	100	Mbps
	,		'								cor	ntinued



Symbol	Parameter	Mode	-16	, -A6, -C7	, –17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×8	80	_	100	80	_	100	80	_	100	Mbps
		×7	70	_	100	70	_	100	70	_	100	Mbps
		×4	40	_	100	40	_	100	40	_	100	Mbps
		×2	20	_	100	20	_	100	20	_	100	Mbps
		×1	10	_	100	10	_	100	10	_	100	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁵⁵	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 56	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	-	_	1	_	_	1	ms

 $^{55\,}$ TCCS specifications apply to I/O banks from the same side only.

⁵⁶ TX jitter is the jitter induced from core noise and I/O switching noise.



Dual Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications

True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices Table 38.

True **RSDS** transmitter is only supported at bottom I/O banks. Emulated **RSDS** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16	, -A6, -C7	, -17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	_	155	5	_	155	5	_	155	MHz
	(high-speed I/O performance pin)	×8	5	_	155	5	_	155	5	_	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	_	155	5	_	155	5	_	155	MHz
		×2	5	_	155	5	_	155	5	_	155	MHz
		×1	5	_	310	5	_	310	5	_	310	MHz
HSIODR	Data rate (high-speed	×10	100	_	310	100	_	310	100	_	310	Mbps
	I/O performance pin)	×8	80	_	310	80	_	310	80	_	310	Mbps
		×7	70	_	310	70	_	310	70	_	310	Mbps
		×4	40	_	310	40	_	310	40	_	310	Mbps
		×2	20	_	310	20	_	310	20	_	310	Mbps
		×1	10	_	310	10	_	310	10	_	310	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	150	5	_	150	5	_	150	MHz
	(low-speed I/O performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
		×7	70	_	300	70	_	300	70	_	300	Mbps
											cor	tinued



Symbol	Parameter	Mode	-16	, -A6, -C7	, –17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁵⁷	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 58	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	-	_	1	-	_	1	-	_	1	ms

⁵⁷ TCCS specifications apply to I/O banks from the same side only.

⁵⁸ TX jitter is the jitter induced from core noise and I/O switching noise.



Emulated RSDS_E_1R Transmitter Timing Specifications

Table 39. Emulated RSDS_E_1R Transmitter Timing Specifications for MAX 10 Dual Supply Devices

Emulated **RSDS_E_1R** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16	, -A6, -C7	, -17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	_	85	5	_	85	5	_	85	MHz
	(high-speed I/O performance pin)	×8	5	_	85	5	_	85	5	_	85	MHz
		×7	5	_	85	5	_	85	5	_	85	MHz
		×4	5	_	85	5	_	85	5	_	85	MHz
		×2	5	_	85	5	_	85	5	_	85	MHz
		×1	5	_	170	5	_	170	5	_	170	MHz
HSIODR	Data rate (high-speed	×10	100	_	170	100	_	170	100	_	170	Mbps
	I/O performance pin)	×8	80	_	170	80	_	170	80	_	170	Mbps
		×7	70	_	170	70	_	170	70	_	170	Mbps
		×4	40	_	170	40	_	170	40	_	170	Mbps
		×2	20	_	170	20	_	170	20	_	170	Mbps
		×1	10	_	170	10	_	170	10	_	170	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	85	5	_	85	5	_	85	MHz
	(low-speed I/O performance pin)	×8	5	_	85	5	_	85	5	_	85	MHz
		×7	5	_	85	5	_	85	5	_	85	MHz
		×4	5	_	85	5	_	85	5	_	85	MHz
		×2	5	_	85	5	_	85	5	_	85	MHz
		×1	5	_	170	5	_	170	5	_	170	MHz
HSIODR	Data rate (low-speed	×10	100	_	170	100	_	170	100	_	170	Mbps
I/O performance pin)	×8	80	_	170	80	_	170	80	_	170	Mbps	
		×7	70	_	170	70	_	170	70	_	170	Mbps
			•				,				con	tinued



Symbol	Parameter	Mode	-16	, -A6, -C7	, –17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	170	40	_	170	40	_	170	Mbps
		×2	20	_	170	20	_	170	20	_	170	Mbps
		×1	10	_	170	10	_	170	10	_	170	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁵⁹	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 60	Output jitter (high- speed I/O performance pin)	-	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	-	_	1	-	_	1	-	_	1	ms

⁵⁹ TCCS specifications apply to I/O banks from the same side only.

⁶⁰ TX jitter is the jitter induced from core noise and I/O switching noise.



True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications

Table 40. True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices

True mini-LVDS transmitter is only supported at the bottom I/O banks. Emulated mini-LVDS_E_3R transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	, -A6, -C7	, -17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f _{HSCLK}	Input clock frequency	×10	5	_	155	5	_	155	5	_	155	MHz
	(high-speed I/O performance pin)	×8	5	_	155	5	_	155	5	_	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	_	155	5	_	155	5	_	155	MHz
		×2	5	_	155	5	_	155	5	_	155	MHz
		×1	5	_	310	5	_	310	5	_	310	MHz
HSIODR	Data rate (high-speed	×10	100	_	310	100	_	310	100	_	310	Mbps
	I/O performance pin)	×8	80	_	310	80	_	310	80	_	310	Mbps
		×7	70	_	310	70	_	310	70	_	310	Mbps
		×4	40	_	310	40	_	310	40	_	310	Mbps
		×2	20	_	310	20	_	310	20	_	310	Mbps
		×1	10	_	310	10	_	310	10	_	310	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	150	5	_	150	5	_	150	MHz
	(low-speed I/O performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
					•	•	•	•	•	•	cor	tinued



Symbol	Parameter	Mode	-16	, -A6, -C7	, –17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×7	70	_	300	70	_	300	70	_	300	Mbps
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁶¹	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 62	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	-	_	1	-	_	1	_	_	1	ms

 $^{\,}$ 61 TCCS specifications apply to I/O banks from the same side only.

⁶² TX jitter is the jitter induced from core noise and I/O switching noise.



True LVDS Transmitter Timing

Single Supply Devices True LVDS Transmitter Timing Specifications

Table 41. True LVDS Transmitter Timing Specifications for MAX 10 Single Supply Devices

True **LVDS** transmitter is only supported at the bottom I/O banks.

Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	_	145	5	_	100	5	_	100	MHz
		×8	5	_	145	5	_	100	5	_	100	MHz
		×7	5	_	145	5	_	100	5	_	100	MHz
		×4	5	_	145	5	_	100	5	_	100	MHz
		×2	5	_	145	5	_	100	5	_	100	MHz
		×1	5	_	290	5	_	200	5	_	200	MHz
HSIODR	Data rate	×10	100	_	290	100	_	200	100	_	200	Mbps
		×8	80	_	290	80	_	200	80	_	200	Mbps
		×7	70	_	290	70	_	200	70	_	200	Mbps
		×4	40	_	290	40	_	200	40	_	200	Mbps
		×2	20	_	290	20	_	200	20	_	200	Mbps
		×1	10	_	290	10	_	200	10	_	200	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁶³	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 64	Output jitter	_	_	_	1,000	_	_	1,000	_	_	1,000	ps
			,			1	1	'	-	1	con	tinued

⁶³ TCCS specifications apply to I/O banks from the same side only.

⁶⁴ TX jitter is the jitter induced from core noise and I/O switching noise.



Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	-	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

Dual Supply Devices True LVDS Transmitter Timing Specifications

Table 42. True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices

True **LVDS** transmitter is only supported at the bottom I/O banks.

Symbol	Parameter	Mode		-16		-A	6, -C7, -	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock	×10	5	_	360	5	_	340	5	_	310	5	_	300	MHz
	frequency	×8	5	_	360	5	_	360	5	_	320	5	_	320	MHz
		×7	5	_	360	5	_	340	5	_	310	5	_	300	MHz
		×4	5	_	360	5	_	350	5	_	320	5	_	320	MHz
		×2	5	_	360	5	_	350	5	_	320	5	_	320	MHz
		×1	5	_	360	5	_	350	5	_	320	5	_	320	MHz
HSIODR	Data rate	×10	100	_	720	100	_	680	100	_	620	100	_	600	Mbps
		×8	80	_	720	80	_	720	80	_	640	80	_	640	Mbps
		×7	70	_	720	70	_	680	70	_	620	70	_	600	Mbps
		×4	40	_	720	40	_	700	40	_	640	40	_	640	Mbps
		×2	20	_	720	20	_	700	20	_	640	20	_	640	Mbps
		<u> </u>	•			•		•		•	<u>'</u>	•	•	cont	inued



Symbol	Parameter	Mode		-16		-A	6, -C7, -	- I 7		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
		×1	10	_	360	10	_	350	10	_	320	10	_	320	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	45	_	55	%
TCCS ⁶⁵	Transmitter channel-to- channel skew	_	_	_	300	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 66	Output jitter	_	_	_	380	_	_	380	_	_	380	_	_	380	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	-	-	_	1	_	_	1	_	_	1	_	_	1	ms

⁶⁵ TCCS specifications apply to I/O banks from the same side only.

⁶⁶ TX jitter is the jitter induced from core noise and I/O switching noise.



Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications

Single Supply Devices Emulated LVDS_E_3R Transmitter Timing Specifications

Table 43. Emulated LVDS_E_3R Transmitter Timing Specifications for MAX 10 Single Supply Devices

Emulated LVDS_E_3R transmitters are supported at the output pin of all I/O banks.

Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f _{HSCLK}	Input clock frequency	×10	5	_	142.5	5	_	100	5	_	100	MHz
	(high-speed I/O performance pin)	×8	5	_	142.5	5	_	100	5	_	100	MHz
		×7	5	_	142.5	5	_	100	5	_	100	MHz
		×4	5	_	142.5	5	_	100	5	_	100	MHz
		×2	5	_	142.5	5	_	100	5	_	100	MHz
		×1	5	_	285	5	_	200	5	_	200	MHz
HSIODR	Data rate (high-speed	×10	100	_	285	100	_	200	100	_	200	Mbps
	I/O performance pin)	×8	80	_	285	80	_	200	80	_	200	Mbps
		×7	70	_	285	70	_	200	70	_	200	Mbps
		×4	40	_	285	40	_	200	40	_	200	Mbps
		×2	20	_	285	20	_	200	20	_	200	Mbps
		×1	10	_	285	10	_	200	10	_	200	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	100	5	_	100	5	_	100	MHz
	(low-speed I/O performance pin)	×8	5	_	100	5	_	100	5	_	100	MHz
		×7	5	_	100	5	_	100	5	_	100	MHz
		×4	5	_	100	5	_	100	5	_	100	MHz
		×2	5	_	100	5	_	100	5	_	100	MHz
		×1	5	_	200	5	_	200	5	_	200	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	_	200	100	_	200	100	_	200	Mbps
	, <u> </u>		'	<u>'</u>	'		'				coi	ntinued



Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×8	80	_	200	80	_	200	80	_	200	Mbps
		×7	70	_	200	70	_	200	70	_	200	Mbps
		×4	40	_	200	40	_	200	40	_	200	Mbps
		×2	20	_	200	20	_	200	20	_	200	Mbps
		×1	10	_	200	10	_	200	10	_	200	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	-	45	_	55	45	_	55	45	_	55	%
TCCS ⁶⁷	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} 68	Output jitter	_	_	_	1,000	_	_	1,000	_	_	1,000	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 – 80%, C _{LOAD} = 5 pF	_	500	_	-	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	-	_	1	-	_	1	_	_	1	ms

⁶⁷ TCCS specifications apply to I/O banks from the same side only.

⁶⁸ TX jitter is the jitter induced from core noise and I/O switching noise.



Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications

Table 44. Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS transmitters are supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16	, -A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	_	300	5	_	275	5	_	275	MHz
	(high-speed I/O performance pin)	×8	5	_	300	5	_	275	5	_	275	MHz
		×7	5	_	300	5	_	275	5	_	275	MHz
		×4	5	_	300	5	_	275	5	_	275	MHz
		×2	5	_	300	5	_	275	5	_	275	MHz
		×1	5	_	300	5	_	275	5	_	275	MHz
HSIODR	Data rate (high-speed	×10	100	_	600	100	_	550	100	_	550	Mbps
	I/O performance pin)	×8	80	_	600	80	_	550	80	_	550	Mbps
		×7	70	_	600	70	_	550	70	_	550	Mbps
		×4	40	_	600	40	_	550	40	_	550	Mbps
		×2	20	_	600	20	_	550	20	_	550	Mbps
		×1	10	_	300	10	_	275	10	_	275	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	150	5	_	150	5	_	150	MHz
	(low-speed I/O performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
		×7	70	_	300	70	_	300	70	_	300	Mbps
			•	•	•	•			•		con	tinued



Symbol	Parameter	Mode	-16,	-A6, -C7	, –17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	300	40	_	300	40	_	300	Mbps
		×2	20	_	300	20	_	300	20	_	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁶⁹	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} ⁷⁰	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	-	-	1	-	-	1	ms

 $^{69\,}$ TCCS specifications apply to I/O banks from the same side only.

⁷⁰ TX jitter is the jitter induced from core noise and I/O switching noise.



LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

Single Supply Devices LVDS Receiver Timing Specifications

Table 45. LVDS Receiver Timing Specifications for MAX 10 Single Supply Devices

LVDS receivers are supported at all banks.

Symbol	Parameter	Mode	-C7	, -17		A7		C8	Unit
			Min	Max	Min	Max	Min	Max	
f _{HSCLK}	Input clock frequency (high-	×10	5	145	5	100	5	100	MHz
	speed I/O performance pin)	×8	5	145	5	100	5	100	MHz
		×7	5	145	5	100	5	100	MHz
		×4	5	145	5	100	5	100	MHz
		×2	5	145	5	100	5	100	MHz
		×1	5	290	5	200	5	200	MHz
HSIODR	Data rate (high-speed I/O	×10	100	290	100	200	100	200	Mbps
	performance pin)	×8	80	290	80	200	80	200	Mbps
		×7	70	290	70	200	70	200	Mbps
		×4	40	290	40	200	40	200	Mbps
		×2	20	290	20	200	20	200	Mbps
		×1	10	290	10	200	10	200	Mbps
f _{HSCLK}	Input clock frequency (low-	×10	5	100	5	100	5	100	MHz
	speed I/O performance pin)	×8	5	100	5	100	5	100	MHz
		×7	5	100	5	100	5	100	MHz
		×4	5	100	5	100	5	100	MHz
		×2	5	100	5	100	5	100	MHz
		×1	5	200	5	200	5	200	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	200	100	200	100	200	Mbps
			,	1	1	!	'	'	ontinued



Symbol	Parameter	Mode	-C7	, –17		A7		C8	Unit
			Min	Max	Min	Max	Min	Max	
		×8	80	200	80	200	80	200	Mbps
		×7	70	200	70	200	70	200	Mbps
		×4	40	200	40	200	40	200	Mbps
		×2	20	200	20	200	20	200	Mbps
		×1	10	200	10	200	10	200	Mbps
SW	Sampling window (high- speed I/O performance pin)	_	_	910	_	910	_	910	ps
	Sampling window (low- speed I/O performance pin)	_	_	1,110	_	1,110	_	1,110	ps
t _{x Jitter} ⁷¹	Input jitter	_	_	1,000	_	1,000	_	1,000	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	1	_	1	_	1	ms

Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

Table 46. LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for MAX 10 Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS receivers are supported at all banks.

Symbol	Parameter	Mode	-16, -A6,	-I6, -A6, -C7, -I7		A7	-C8		Unit
			Min	Max	Min	Max	Min	Max	
f _{HSCLK}	Input clock frequency (high-	×10	5	350	5	320	5	320	MHz
	speed I/O performance pin)	×8	5	360	5	320	5	320	MHz
		×7	5	350	5	320	5	320	MHz
		×4	5	360	5	320	5	320	MHz
		<u> </u>	•						ontinued

⁷¹ TX jitter is the jitter induced from core noise and I/O switching noise.



Symbol	Parameter	Mode	-16, -A6	i, -C7, -I7	_	A7	_	C8	Unit
			Min	Max	Min	Max	Min	Max]
		×2	5	360	5	320	5	320	MHz
		×1	5	360	5	320	5	320	MHz
HSIODR	Data rate (high-speed I/O	×10	100	700	100	640	100	640	Mbps
	performance pin)	×8	80	720	80	640	80	640	Mbps
		×7	70	700	70	640	70	640	Mbps
		×4	40	720	40	640	40	640	Mbps
		×2	20	720	20	640	20	640	Mbps
		×1	10	360	10	320	10	320	Mbps
f _{HSCLK}	Input clock frequency (low-	×10	5	150	5	150	5	150	MHz
	speed I/O performance pin)	×8	5	150	5	150	5	150	MHz
		×7	5	150	5	150	5	150	MHz
		×4	5	150	5	150	5	150	MHz
		×2	5	150	5	150	5	150	MHz
		×1	5	300	5	300	5	300	MHz
HSIODR	Data rate (low-speed I/O	×10	100	300	100	300	100	300	Mbps
	performance pin)	×8	80	300	80	300	80	300	Mbps
		×7	70	300	70	300	70	300	Mbps
		×4	40	300	40	300	40	300	Mbps
		×2	20	300	20	300	20	300	Mbps
		×1	10	300	10	300	10	300	Mbps
SW	Sampling window (high- speed I/O performance pin)	_	_	510	_	510	_	510	ps
			,	1	<u>'</u>	1	'	<u> </u>	continued



Symbol	Parameter	Mode	-16, -A6,	-I6, -A6, -C7, -I7		A7	-C8		Unit
			Min	Max	Min	Max	Min	Max	
	Sampling window (low- speed I/O performance pin)	_	_	910	_	910	_	910	ps
t _{x Jitter} ⁷²	Input jitter	_	_	500	_	500	_	500	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	1	_	1	_	1	ms

Memory Standards Supported by the Soft Memory Controller

Table 47. Memory Standards Supported by the Soft Memory Controller for MAX 10 Devices

Contact your local sales representatives for access to the -I6 or -A6 speed grade devices in the Quartus Prime Software.

External Memory Interface Standard	Rate Support	Speed Grade	Voltage (V)	Max Frequency (MHz)
DDR3 SDRAM	Half	-16	1.5	303
DDR3L SDRAM	Half	-16	1.35	303
DDR2 SDRAM	Half	-16	1.8	200
		-I7 and -C7		167
LPDDR2 ⁷³	Half	-16	1.2	200 ⁷⁴

Related Links

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

⁷² TX jitter is the jitter induced from core noise and I/O switching noise.

⁷³ MAX 10 devices support only single-die LPDDR2.

⁷⁴ To achieve the specified performance, constrain the memory device I/O and core power supply variation to within $\pm 3\%$. By default, the frequency is 167 MHz.



Memory Output Clock Jitter Specifications

MAX 10 devices support external memory interfaces up to 303 MHz. The external memory interfaces for MAX 10 devices calibrate automatically.

The memory output clock jitter measurements are for 200 consecutive clock cycles.

The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a PHY clock network.

DDR3 and LPDDR2 SDRAM memory interfaces are only supported on the fast speed grade device.

Table 48. Memory Output Clock Jitter Specifications for MAX 10 Devices

Parameter	Symbol	−6 Spee	d Grade	-7 Spee	d Grade	Unit
		Min	Max	Min	Max	
Clock period jitter	t _{JIT(per)}	-127	127	-215	215	ps
Cycle-to-cycle period jitter	t _{JIT(cc)}	_	242	_	360	ps

Related Links

Literature: External Memory Interfaces

Provides more information about external memory system performance specifications, board design guidelines, timing analysis, simulation, and debugging information.

Configuration Specifications

This section provides configuration specifications and timing for MAX 10 devices.

JTAG Timing Parameters

Table 49. JTAG Timing Parameters for MAX 10 Devices

The values are based on $C_L = 10$ pF of TDO.



The affected Boundary Scan Test (BST) instructions are SAMPLE/PRELOAD, EXTEST, INTEST, and CHECK_STATUS.

Symbol	Parameter	Non-BST and non	-CONFIG_IO Operation	BST and C	ONFIG_IO Operation	Unit
		Minimum	Maximum	Minimum	Maximum	
t _{JCP}	TCK clock period	40	_	50	_	ns
t _{JCH}	TCK clock high time	20	_	25	_	ns
t _{JCL}	TCK clock low time	20	_	25	_	ns
t _{JPSU_TDI}	JTAG port setup time	2	_	2	_	ns
t _{JPSU_TMS}	JTAG port setup time	3	_	3	_	ns
t _{JPH}	JTAG port hold time	10	_	10	_	ns
t _{JPCO}	JTAG port clock to output	_	• 15 (for V _{CCIO} = 3.3, 3.0, and 2.5 V) • 17 (for V _{CCIO} = 1.8 and 1.5 V)	_	• 18 (for V _{CCIO} = 3.3, 3.0, and 2.5 V) • 20 (for V _{CCIO} = 1.8 and 1.5 V)	ns
t _{JPZX}	JTAG port high impedance to valid output	-	 15 (for V_{CCIO} = 3.3, 3.0, and 2.5 V) 17 (for V_{CCIO} = 1.8 and 1.5 V) 	-	 15 (for V_{CCIO} = 3.3, 3.0, and 2.5 V) 17 (for V_{CCIO} = 1.8 and 1.5 V) 	ns
t _{JPXZ}	JTAG port valid output to high impedance	_	 15 (for V_{CCIO} = 3.3, 3.0, and 2.5 V) 17 (for V_{CCIO} = 1.8 and 1.5 V) 	_	 15 (for V_{CCIO} = 3.3, 3.0, and 2.5 V) 17 (for V_{CCIO} = 1.8 and 1.5 V) 	ns

Remote System Upgrade Circuitry Timing Specifications

Table 50. Remote System Upgrade Circuitry Timing Specifications for MAX 10 Devices

Parameter	Device	Minimum	Maximum	Unit
t _{MAX_RU_CLK}	All	_	40	MHz
t _{RU_nCONFIG}	10M02, 10M04, 10M08, 10M16, 10M25	250	_	ns
	10M40, 10M50	350	_	ns
t _{RU_nRSTIMER}	10M02, 10M04, 10M08, 10M16, 10M25	300	_	ns
	10M40, 10M50	500	_	ns



User Watchdog Internal Circuitry Timing Specifications

Table 51. User Watchdog Timer Specifications for MAX 10 Devices

The specifications are subject to PVT changes.

Parameter	Device	Minimum	Typical	Maximum	Unit
User watchdog frequency	10M02, 10M04, 10M08, 10M16, 10M25	3.4	5.1	7.3	MHz
	10M40, 10M50	2.2	3.3	4.8	MHz

Uncompressed Raw Binary File (.rbf) Sizes

Table 52. Uncompressed .rbf Sizes for MAX 10 Devices

Device	CFM Data S	Size (bits)
	Without Memory Initialization	With Memory Initialization
10M02	554,000	676,000
10M04	1,540,000	1,880,000
10M08	1,540,000	1,880,000
10M16	2,800,000	3,430,000
10M25	4,140,000	4,780,000
10M40	7,840,000	9,670,000
10M50	7,840,000	9,670,000

Internal Configuration Time

The internal configuration time measurement is from the rising edge of nSTATUS signal to the rising edge of $CONF_DONE$ signal.



Table 53. Internal Configuration Time for MAX 10 Devices (Uncompressed .rbf)

Device	Internal Configuration Time (ms)									
		Unenc	rypted			Encry	pted	pted		
	Without Memor	ry Initialization	With Memory	/ Initialization	Without Memo	ry Initialization	With Memory Initialization			
	Min	Max	Min	Max	Min	Max	Min	Max		
10M02	0.3	1.7	_	_	1.7	5.4	_	_		
10M04	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6		
10M08	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6		
10M16	1.1	3.7	1.4	4.5	9.3	25.3	11.7	31.5		
10M25	1.0	3.7	1.3	4.4	14.0	38.1	16.9	45.7		
10M40	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6		
10M50	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6		

Table 54. Internal Configuration Time for MAX 10 Devices (Compressed .rbf)

Compression ratio depends on design complexity. The minimum value is based on the best case (25% of original .rbf sizes) and the maximum value is based on the typical case (70% of original .rbf sizes).

Device	Internal Configuration Time (ms)						
		Unencrypte	d/Encrypted				
	Without Mem	ory Initialization	With Memory	Initialization			
	Min	Max	Min	Max			
10M02	0.3	5.2	_	_			
10M04	0.6	10.7	1.0	13.9			
10M08	0.6	10.7	1.0	13.9			
10M16	1.1	17.9	1.4	22.3			
10M25	1.1	26.9	1.4	32.2			
10M40	2.6	66.1	3.2	82.2			
10M50	2.6	66.1	3.2	82.2			



Related Links

Instant-on, MAX 10 FPGA Configuration User Guide

Provides more information about instant-on feature.

Internal Configuration Timing Parameter

Table 55. Internal Configuration Timing Parameter for MAX 10 Devices

Symbol	Parameter	Device	Minimum	Maximum	Unit
t _{CD2UM}	CONF_DONE high to	10M02, 10M04, 10M08, 10M16, 10M25	182.8	385.5	μs
	user mode	10M40, 10M50	275.3	605.7	μs

I/O Timing

The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specific device and design after you complete place-and-route.

Table 56. I/O Timing for MAX 10 Devices

These I/O timing parameters are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate for 10M08DAF484 device.

Symbol	Parameter	-C7, -I7	-C8	Unit
T _{su}	Global clock setup time		-0.808	ns
T _h Global clock hold time		1.180	1.215	ns
T _{co} Global clock to output delay		5.131	5.575	ns
T_pd	Best case pin-to-pin propagation delay through one LUT	4.907	5.467	ns



Programmable IOE Delay

Programmable IOE Delay On Row Pins

Table 57. **IOE Programmable Delay on Row Pins for MAX 10 Devices**

The incremental values for the settings are generally linear. For exact values of each setting, refer to the Assignment Name column in the latest version of the Quartus Prime software.

The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus Prime software.

Parameter	Parameter Paths Affected		Minimum	Maximum Offset							Unit
		of Settings	Offset	Fast (Corner	Slow Corner					
				-17	-C8	-A6	-C7	-C8	-17	-A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	0.815	0.873	1.831	1.811	1.874	1.871	1.922	ns
Input delay from pin to input register	Pad to I/O input register	8	0	0.924	0.992	2.081	2.055	2.125	2.127	2.185	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.479	0.514	1.069	1.070	1.117	1.105	1.134	ns

Programmable IOE Delay for Column Pins

Table 58. **IOE Programmable Delay on Column Pins for MAX 10 Devices**

The incremental values for the settings are generally linear. For exact values of each setting, refer to the Assignment Name column in the latest version of the Quartus Prime software.



The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Quartus Prime software.

Parameter	Paths Affected				Maximum Offset						
		of Settings	Offset	Fast (Corner			Slow Corner			
				-17	-C8	-A6	-C7	-C8	-17	-A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	0.81	0.868	1.823	1.802	1.864	1.862	1.912	ns
Input delay from pin to input register	Pad to I/O input register	8	0	0.914	0.981	2.06	2.032	2.101	2.102	2.161	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.435	0.466	0.971	0.97	1.013	1.001	1.028	ns

Glossary

Table 59. Glossary

Term	Definition
R _L	Receiver differential input discrete resistor (external to MAX 10 devices).
RSKM (Receiver input skew margin)	HIGH-SPEED I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.
Sampling window (SW)	HIGH-SPEED I/O Block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.
Single-ended voltage referenced I/O standard	The AC input signal values indicate the voltage levels at which the receiver must meet its timing specifications. The DC input signal values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.
t _C	High-speed receiver/transmitter input and output clock period.
TCCS (Channelto- channel-skew)	HIGH-SPEED I/O block: The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.
t _{cin}	Delay from clock pad to I/O input register.
t _{co}	Delay from clock pad to I/O output.
	continued



Term	Definition
t _{cout}	Delay from clock pad to I/O output register.
t _{DUTY}	HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.
t _{FALL}	Signal high-to-low transition time (80–20%).
t _H	Input register hold time.
Timing Unit Interval (TUI)	HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(Receiver Input Clock Frequency Multiplication Factor) = t_C/w)$.
t _{INJITTER}	Period jitter on PLL clock input.
toutjitter_dedclk	Period jitter on dedicated clock output driven by a PLL.
t _{OUTJITTER_IO}	Period jitter on general purpose I/O driven by a PLL.
t _{pllcin}	Delay from PLL inclk pad to I/O input register.
t _{pllcout}	Delay from PLL inclk pad to I/O output register.
t _{RISE}	Signal low-to-high transition time (20–80%).
t _{SU}	Input register setup time.
V _{CM(DC)}	DC common mode input voltage.
V _{DIF(AC)}	AC differential input voltage: The minimum AC input differential voltage required for switching.
V _{DIF(DC)}	DC differential input voltage: The minimum DC input differential voltage required for switching.
V _{HYS}	Hysteresis for Schmitt trigger input.
V _{ICM}	Input common mode voltage: The common mode of the differential signal at the receiver.
V _{ID}	Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V _{IH}	Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V _{IH(AC)}	High-level AC input voltage.
V _{IH(DC)}	High-level DC input voltage.
V _{IL}	Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V _{IL (AC)}	Low-level AC input voltage.
V _{IL (DC)}	Low-level DC input voltage.
	continued



Term	Definition
V _{IN}	DC input voltage.
V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.
V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. $V_{OD} = V_{OH} - V_{OL}$.
V _{OH}	Voltage output high: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level.
V _{OL}	Voltage output low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.
V _{OS}	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$.
V _{OX (AC)}	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
V _{REF}	Reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V _{REF} (AC)	AC input reference voltage for SSTL, HSTL, and HSUL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + \text{noise}$. The peak-to-peak AC noise on V_{REF} should not exceed 2% of $V_{REF(DC)}$.
V _{REF(DC)}	DC input reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V _{SWING (AC)}	AC differential input voltage: AC Input differential voltage required for switching.
V _{SWING (DC)}	DC differential input voltage: DC Input differential voltage required for switching.
Vπ	Termination voltage for SSTL, HSTL, and HSUL I/O Standards.
V _{X (AC)}	AC differential Input cross point voltage: The voltage at which the differential input signals must cross.

Document Revision History for MAX 10 FPGA Device Datasheet

Date	Version	Changes
June 2017	2017.06.16	 Added notes for T_J for Industrial and Automotive devices in Recommended Operating Conditions for MAX 10 Devices table. Updated the parameter in Internal Weak Pull-Up Resistor for MAX 10 Devices table. Changed "Performance" to "Frequency" in UFM Performance Specifications for MAX 10 Devices table. Removed PowerPlay text from tool name.
February 2017	2017.02.21	Rebranded as Intel.
	•	continued



Date	Version	Changes
October 2016	2016.10.31	 Updated the note to the MAX 10 Device Grades and Speed Grades Supported table. Updated the Memory Standards Supported by the Soft Memory Controller for MAX 10 Devices table.
May 2016	2016.05.02	 Updated t_{RAMP} specifications in Recommended Operating Conditions for MAX 10 Devices table. Removed standard POR and fast POR specifications. Updated maximum value from 3 ms to 10 ms and added a not for the minimum value. Added Supply Current and Power Consumption section. Added the following tables: Memory Standards Supported by the Soft Memory Controller for MAX 10 Devices Internal Configuration Timing Parameter for MAX 10 Devices Removed POR Delay Specifications for MAX 10 Devices table. Updated the description in the Internal Configuration Time section. Updated the following tables: Internal Configuration Time for MAX 10 Devices (Uncompressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf) Internal Configuration Time for MAX 10 Devices (Compressed .rbf)
January 2016	2016.01.22	 Added description about automotive temperature devices in the Programming/Erasure Specifications table. Changed the pin capacitance to maximum values. Updated maximum TCCS specifications from 410 ps to 300 ps in the following tables: True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for MAX 10 Single Supply Devices True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated LVDS_E_3R Transmitter Timing Specifications for MAX 10 Single Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices Added new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for MAX 10 Single Supply Devices. Updated maximum f_{HSCLK} and HSIODR specifications for -A6, -C7, and -17 speed grades in True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices table. Updated SW specifications in the following tables:
		Terror of Terror of Control of Co



Date	Version	Changes
November 2015	2015.11.02	 Added description to Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame topic. Added ADC_VREF Pin Leakage Current for MAX 10 Devices table. Updated the condition for "Bus-hold high, sustaining current" parameter from "V_{IN} < V_{IL} (minimum)" to "V_{IN} < V_{IH} (minimum)" in Bus Hold Parameters table. Added –A6 speed grade in the following tables: — MAX 10 Device Grades and Speed Grades Supported — Series OCT without Calibration Specifications for MAX 10 Devices — Clock Tree Specifications for MAX 10 Devices — Embedded Multiplier Specifications for MAX 10 Devices — Embedded Multiplier Specifications for MAX 10 Devices — Memory Block Performance Specifications for MAX 10 Devices — True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices — True RSDS and Emulated RSDS_E_1 R Transmitter Timing Specifications for MAX 10 Dual Supply Devices — Emulated RSDS_E_1R Transmitter Timing Specifications for MAX 10 Dual Supply Devices — True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices — True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices — Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices — LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for MAX 10 Dual Supply Devices — LVDS Programmable Delay on Row Pins for MAX 10 Devices — IOE Programmable Delay on Column Pins for MAX 10 Devices Updated the dual supply mode performance in Memory Block Performance Specifications for MAX 10 Devices table. Updated the dual supply mode performance in Memory Block Performance Specifications for MAX 10 Devices table. Updated specifications in Internal Oscillator Frequencies for MAX 10 Devices table. Updated sampling window specifications in LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for MAX 10 Devices table. Updated DE programmable delay for ro
June 2015	2015.06.12	 Updated the maximum values in Internal Weak Pull-Up Resistor for MAX 10 Devices table. Removed Internal Weak Pull-Up Resistor equation. Updated the note for input resistance and input capacitance parameters in the ADC Performance Specifications table for both single supply and dual supply devices. Note: Download the SPICE models for simulation. Added a note to AC Accuracy - THD, SNR, and SINAD parameters in the ADC Performance Specifications for MAX 10 Dual Supply Devices table. Note: When using internal V_{REF}, THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels. Updated clock period jitter and cycle-to-cycle period jitter parameters in the Memory Output Clock Jitter Specifications for MAX 10 Devices table.



Date	Version	Changes
May 2015	2015.05.04	 Updated a note to V_{CCIO} for both single supply and dual supply power supplies recommended operating conditions tables Note updated: V_{CCIO} for all I/O banks must be powered up during user mode because V_{CCIO} I/O banks are used for the ADC and I/O functionalities.
		Updated Example for OCT Resistance Calculation after Calibration at Device Power-Up.
		• Removed a note to BLVDS in Differential I/O Standards Specifications for MAX 10 Devices table. BLVDS is now supported in MAX 10 single supply devices. Note removed: BLVDS TX is not supported in single supply devices.
		Updated ADC Performance Specifications for both single supply and dual supply devices.
		— Changed the symbol for Operating junction temperature range parameter from T_A to T_1 .
		Edited sampling rate maximum value from 1000 kSPS to 1 MSPS.
		Added a note to analog input voltage parameter.
		Removed input frequency, f _{IN} specification.
		 Updated the condition for DNL specification: External V_{REF}, no missing code. Added DNL specification for condition: Internal V_{REF}, no missing code.
		 Added notes to AC accuracy specifications that the value with prescalar enabled is 6dB less than the specification.
		 Added a note to On-Chip Temperature Sensor (absolute accuracy) parameter about the averaging calculation.
		Updated ADC Performance Specifications for MAX 10 Single Supply Devices table.
		 Added condition for On-Chip Temperature Sensor (absolute accuracy) parameter: with 64 samples averaging.
		Updated ADC Performance Specifications for MAX 10 Dual Supply Devices table.
		 Updated Digital Supply Voltage minimum value from 1.14 V to 1.15 V and maximum value from 1.26 V to 1.25 V.
		Updated f _{HSCLK} and HSIODR specifications for –A7 speed grade in the following tables:
		True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices
		 True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices
		 True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices
		True LVDS Transmitter Timing Specifications for MAX 10 Single Supply Devices
		True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices
		 Emulated LVDS_E_3R Transmitter Timing Specifications for MAX 10 Single Supply Devices
		 Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices
		 LVDS Receiver Timing Specifications for MAX 10 Single Supply Devices
		 LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for MAX 10 Dual Supply Devices



Date	Version	Changes
		 Updated TCCS specifications in the following tables: True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated LVDS_E_3R Transmitter Timing Specifications for MAX 10 Single Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices Updated tx_Jitter specifications in the following tables: True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for MAX 10 Dual Supply Devices Emulated SSD_E_1R Transmitter Timing Specifications for MAX 10 Dual Supply Devices Updated SW specifications in LVDS Receiver Timing Specifications for MAX 10 Dual Supply Devices Updated SW specifications in LVDS tables. Note: TX jitter is the jitter induced from core noise and I/O switching noise.
		continued



,	015.01.23	 Removed a note to V_{CCA} in Power Supplies Recommended Operating Conditions for MAX 10 Dual Supply Devices table. This note is not valid: All V_{CCA} pins must be connected together for EQFP package. Corrected the maximum value for t_{OUTJITTER_CCJ_IO} (F_{OUT} ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for MAX 10 Devices table. Restructured Programming/Erasure Specifications for MAX 10 Devices table to add temperature specifications that affect the data retention duration.
December 2014 201)14.12.15	
		 Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all MAX 10 devices with ADC IP core, which are 10MO4, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A. Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards. Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows: VIL(AC) Max: Updated from V_{REF} = 0.35 to V_{REF} = 0.31 Added a note to BLVDS in Differential I/O Standards Specifications for MAX 10 Devices table: BLVDS TX is not supported in single supply devices. Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices. Added a statement in PLL Specifications for MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices. Added UFM specifications for serial interface. Updated total harmonic distortion (THD) specifications as follows: Single supply devices: Updated from 65 dB to -65 dB Dual supply devices: Updated from 65 dB to -65 dB Dual supply devices: Updated from 65 dB to -65 dB Dual supply devices: Updated from 65 dB to -65 dB Updated total harmonic distortion (THD) specifications for MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging. Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design. Updat
September 2014 201)14.09.22	Added IOE programmable delay specifications. Initial release.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Intel:

```
10M08SAU169C8GES 10M08DAU324C8GES 10M08SAM153C8GES 10M08DAF484C8GES
10M08DAF256C8GES 10M08SAE144C8GES 10M08DCF484C8G 10M40DCF484C8G 10M02SCE144C8GES
10M40DFF256C8G 10M40DCF672C8G 10M02SCE144C8G 10M16DAU324C8GES 10M16SCU169C8G
10M08DCV81C8G 10M16DFF256C8G 10M02DCV36C8G 10M08SCE144C8G 10M02DCU324I7G
10M50SCE144C8G 10M16DCF484C8G 10M04DAF256C8G 10M16SFU169C8G 10M50DCF256C8G
10M16DCF256C8G 10M16DCU324C8G 10M02DCU324C8G 10M04DCF256C8G 10M40SCE144C8G
10M08SFE144C8G 10M16SFE144C8G 10M50DCF672C8G 10M04SCE144C8G 10M40DAF484C8G
10M40DCF256C7G 10M25SCE144A7G 10M25SCE144I7G 10M40DCF256C8G 10M16DAF256C8G
10M25SAE144C8G 10M25DCF484C8G 10M25SCE144C8G 10M25DCF256A7G 10M50DCF256A7G
10M50SCE144A7G 10M25DAF484C7G 10M25DAF484I7G 10M25DCF256C7G 10M25DCF256C8G
10M16SCU169A7G 10M16SAU169C8G 10M08SAE144C8G 10M16SAE144C8G 10M04SFU169I7G
10M04SAU169I7G 10M04SCE144I7G 10M04SCU169A7G 10M04SCU169I7G 10M08DAF256C7G
10M08DAF256C8G 10M08DAF256I7G 10M08DAF484C8G 10M08DAU324C8G 10M08DCF256C8G
10M08SCM153I7G 10M08SCU169A7G 10M08SCU169I7G 10M50DAF484C8GES 10M04SAU169C8G
10M04SCU169C8G 10M08SAU169C8G 10M08SCU169C8G 10M02DCV36I7G 10M02SCM153I7G
10M02SCU169I7G 10M16SCE144I7G 10M16SCU169I7G 10M40DAF256C8G 10M50SAE144C8G
10M02SCU169C8G
```