Fernando Rosales 862086644 Session 021 Frosales Frosa009 Summary: For Lab 4 we use Design compiler and IC compiler to simulate Verilog code. WE learn how to setup each environment to accept the files and how to convert them into visual representations of the code. In this lab we create a 4bit full adder and a GCD circuit using this method of simulation.

```
if [-x ../simv]; then chmod a-x ../simv; fi
                                -m32 -m32 -rdynamic -W1,-rpath='$ORIGIN'/simv.daidir -W1,-
        -o ../simv
rpath=./simwv.daidir -W1,-rpath=/usr/local/synopsys/vcs/T-2022.06-1/linux/lib -L/usr/local/synopsys/vcs/T-2022.06-1/linux/lib -W1,-rpath-link=./ objs/amcQw_d.
   /usr/local/synopsys/vcs/T-2022.06-1/linux/lib/vcs_save_restore_new.o /usr/loc
 al/synopsys/vcs/T-2022.06-1/linux/lib/ctype-stubs 32.a -ldl -lc -lm -1pthread -
 CPU time: .334 seconds to compile + .283 seconds to elab + .353 seconds to link
 pender /home/cemaj/frosales/eecs168/lab4-rtl/counter $ ./simv
Contains Synopsys proprietary information.
 Compiler version T-2022.06-1; Runtime version T-2022.06-1; Mar 14 15:42 2023
              0 ns, clk=0, reset=0, out=xxxx
 time= 0 ns, clk=0, reset=0, out=xxxx
time= 10 ns, clk=1, reset=0, out=xxxx
time= 10 ns, clk=1, reset=0, out=xxxx

time= 10 ns, clk=1, reset=1, out=xxxx

time= 20 ns, clk=0, reset=1, out=xxxx

time= 30 ns, clk=1, reset=0, out=xxxx

time= 31 ns, clk=1, reset=0, out=0000

time= 40 ns, clk=0, reset=0, out=0000

time= 50 ns, clk=1, reset=0, out=0000

time= 51 ns, clk=1, reset=0, out=0001

time= 60 ns, clk=0, reset=0, out=0001


time= 70 ns, clk=1, reset=0, out=0001


time= 71 ns, clk=1, reset=0, out=0010

time= 80 ns, clk=0, reset=0, out=0010

time= 90 ns, clk=1, reset=0, out=0010

time= 91 ns, clk=1, reset=0, out=0011
time= 100 ns, clk=0, reset=0, out=0011
time= 110 ns, clk=1, reset=0, out=0011
time= 110 ns, clk=1, reset=0, out=0101
time= 120 ns, clk=0, reset=0, out=0100
time= 120 ns, clk=0, reset=0, out=0100
time= 130 ns, clk=1, reset=0, out=0100
time= 131 ns, clk=1, reset=0, out=0101
time= 140 ns, clk=0, reset=0, out=0101
time= 150 ns, clk=1, reset=0, out=0101
 time= 151 ns, clk=1, reset=0, out=0110
time= 160 ns, clk=0, reset=0, out=0110
 time= 170 ns, clk=1, reset=0, out=0110
All tests completed sucessfully
$finish called from file "counter_tb.v", line 55.
$finish at simulation time 171.0 ns
VCS Simulation Report
Time: 171000 ps
CPU Time: 0.490 seco
Tue Mar 14 15:42:45 2023
                                                            Data structure size: 0.0Mb
bender /home/cemaj/frosales/eecs168/lab4-rtl/counter $
```





```
************
Report: timing
    -path full
    -delay max
    -nets
    -max_paths 1
    -transition_time
Design: gcdGCDUnit_rtl
Version: T-2022.03-SP3
Date: Wed Mar 15 00:14:57 2023
************
Operating Conditions: TYPICAL Library: saed90nm_typ
Wire Load Model Mode: top
 Startpoint: GCDdpath0/A_reg_reg[9]
       (rising edge-triggered flip-flop clocked by ideal_clock1)
 Endpoint: GCDdpath0/A_reg_reg[14]
      (rising edge-triggered flip-flop clocked by ideal_clock1)
 Path Group: ideal_clock1
 Path Type: max
Attributes:
  d - dont_touch
  u - dont_use
 mo - map_only
 so - size_only
 i - ideal_net or ideal_network
```


inf - infeasible path

Point	Fanout	Trans	Incr	Path	Attrib	outes	
clock ideal_clock1 (rise edg	e)		0.00	0.	00		
clock network delay (ideal)			0.00	0.0	00		
GCDdpath0/A_reg_reg[9]/G	CLK (DFF	ARX1)		0.00	0.00	0.00 r	
GCDdpath0/A_reg_reg[9]/(Q (DFFAR	X1)		0.04	0.24	0.24 f	
result bits data[9] (net)	4	_	0.00	0.24	·f		

U228/QN (NOR2X0)		0.08	0.05	0.29 r		
n312 (net)	3	0.00	0.29 r			
U139/QN (NOR2X0)		0.05	0.05	0.33 f		
n142 (net)	1	0.00	0.33 f			
U133/QN (NOR2X0)		0.07	0.04	0.38 r		
n321 (net)	3	0.00	0.38 r			
U157/QN (INVX0)		0.03	0.03	0.41 f		
n157 (net)	1	0.00	0.41 f			
U128/QN (NAND2X1)		0.04	0.03	0.43 r		
n163 (net)	1	0.00	0.43 r			
U248/QN (NAND2X1)		0.04	0.03	0.46 f		
n206 (net)	2	0.00	0.46 f			
U304/QN (INVX0)		0.05	0.04	0.50 r		
n345 (net)	4	0.00	0.50 r			
U314/Q (OA21X1)		0.04	0.09	0.59 r		
n218 (net)	1	0.00	0.59 r			
U315/Q (OA21X1)		0.04	0.09	0.68 r		
n220 (net)	1	0.00	0.68 r			
U317/Q (XNOR2X1)		0.04	0.12	0.80 r		
n221 (net)	1	0.00	0.80 r			
U318/QN (NAND2X0)		0.06	0.04	0.84 f		
n225 (net)	1	0.00	0.84 f			
U322/QN (NAND4X0)		0.07	0.04	0.88 r		
n100 (net)	1	0.00	0.88 r			
GCDdpath0/A_reg_reg[14]	/D (DFFARX1)		0.07	0.00	0.88 r	
data arrival time			0.88			
clock ideal_clock1 (rise edg	ge)		1.00	1.00		
clock network delay (ideal)		(0.00	.00		
GCDdpath0/A_reg_reg[14]	/CLK (DFFARX	(1)		0.00	1.00 r	
library setup time		-0.12	0.88			
data required time			0.88			
1						
data required time			0.88			
data arrival time	-0.88					
slack (MET)			0.00			
` /						

```
(rising edge-triggered flip-flop clocked by ideal_clockl)
  Endpoint: GCDdpath0/A reg reg[[4] (rising edge-triggered flip-flop clocked by ideal_clockl)
  Path Group: ideal_clockl
  Path Type: max
Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
i - ideal_net or ideal_network
  inf - infeasible path
  Point
                                                        Fanout
                                                                      Trans
                                                                                    Incr
                                                                                                 Path
                                                                                                             Attributes
  clock ideal clockl (rise edge)
  clock network delay (ideal)
GCDdpath0/A reg_reg[9]/CLK (DFFARX1)
GCDdpath0/A_reg_reg[9]/Q (DFFARX1)
  result_bits_data[9] (net)
  U228/QN (NOR2X0)
                                                                                                 0.29 r
                                                                                                 0.29 r
  U139/QN (NOR2X0)
                                                                                                 0.33 f
  U133/QN (NOR2X0)
                                                                                    0.04
  n321 (net)
U157/QN (INVX0)
                                                                                    0.00
                                                                                                 0.38 r
                                                                       0.03
                                                                                    0.03
                                                                                                 0.41 f
                                                                                    0.00
  U128/QN (NAND2X1)
                                                                                                 0.43 r
  n163 (net)
                                                                                    0.00
                                                                                                 0.43 r
  U248/QN (NAND2X1)
                                                                       0.04
                                                                                    0.03
                                                                                                 0.46 f
                                                                                                 0.46 f
  n206 (net)
  U304/QN (INVX0)
                                                                                                 0.50 r
                                                                                                 0.50 r
  n345 (net)
  U314/Q (OA21X1)
                                                                                                 0.68 r
  U317/Q (XNOR2X1)
                                                                                                 0.80 r
  U318/QN (NAND2X0)
                                                                                                 0.84 f
  U322/QN (NAND4X0)
                                                                                    0.04
                                                                                                 0.88 r
  nl00 (net)
GCDdpath0/A_reg_reg[14]/D (DFFARX1)
data arrival time
                                                                                    0.00
                                                                                                 0.88 r
                                                                       0.07
                                                                                    0.00
                                                                                                 0.88 r
                                                                                                 0.88
  clock ideal_clockl (rise edge)
clock network delay (ideal)
GCDdpath0/A_reg_reg[14]/CLK (DFFARX1)
                                                                                                 1.00 r
  library setup time
  data required time
  data arrival time
  slack (MET)
dc_shell>
```

```
bender.engr.ucr.edu
    GCDdpath0/A_reg_reg[14]/D (DFFARX1) data arrival time
    clock ideal_clockl (rise edge)
    clock network delay (ideal)
GCDdpath0/A_reg_reg[14]/CLK (DFFARX1)
     library setup time
    data required time
    data required time
                                                                                                                                                                                   0.88
    data arrival time
                                                                                                                                                                                  -0.88
    slack (MET)
dc_shell> report_area -nosplit -hierarchy
Report : area
Design : gcdGCDUnit_rtl
Version: T-2022.03-SP3
Date : Wed Mar 15 00:16:41 2023
         {\tt saed90nm\_typ~(File: /usr/local/synopsys/pdk/SAED90\_EDK/SAED\_EDK90nm\_REF/references/ChipTop/ref/saed90nm\_fr/LM/saed90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90nm\_typ(local/synopsys/pdk/SAED90\_EDK90)
d90nm_typ.db)
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
 Number of references:
 Combinational area:
                                                                             176.037006
1081.958015
Buf/Inv area:
                                                             0.0000000
undefined (No wire load specified)
Macro/Black Box area:
Net Interconnect area:
Total cell area:
Total area:
Hierarchical area distribution
                                                                             Global cell area
                                                                                                                                        Local cell area
Hierarchical cell
                                                                             Absolute Percent Combi-
                                                                                                                                                   Noncombi- Black-
                                                                             Total
                                                                                                                                                  national boxes
                                                                                                                                                                                              Design
 gcdGCDUnit rtl
                                                                                                       100.0 1964.7590 1081.9580 0.0000 gcdGCDUnit rtl
dc_shell>
```




```
bender.engr.ucr.edu
                                                                                                                      _ _
    Dynamic Power Units = lmW
                                      (derived from V,C,T units)
    Leakage Power Units = lpW
                                            Switch Int
                                                                Leak
                                                                           Total
Hierarchy
                                            Power
                                                      Power
                                                                Power
                                                                           Power
gcdGCDUnit_rtl
dc_shell> report_reference -nosplit -hierarchy
**********
Report : reference
Design : gcdGCDUnit rtl
Version: T-2022.03-SP3
Date : Wed Mar 15 00:20:18 2023
    b - black box (unknown)
   bo - allows boundary optimization
   d - dont touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic
Reference
                                     Unit Area Count
                                                             Total Area
                                                                           Attributes
AND2X1
                     saed90nm typ
                                                               29.780001
                    saed90nm typ
A021X1
                                                               10.138000
A0222X1
                                                              235.936005
AOINVX2
                                       32.256001
                                                             1032.192017 n
DFFARX1
                                       24.882999
                                                               49.765999 n
DFFX1
INVX0
                                        5.530000
                                                              154.840006
INVX8
ISOLANDX1
ISOLORX1
                     saed90nm_typ
saed90nm_typ
NAND2X0
                     saed90nm_typ
saed90nm_typ
NAND2X1
                                         5.501000
                                                               22.004000
NAND2X2
                                                               26.394001
                     saed90nm_typ
saed90nm_typ
NAND2X4
                                                               14.746000
NAND3X0
                                                              132.703995
                     saed90nm_typ
saed90nm_typ
saed90nm_typ
NAND4X0
                                         8.294000
NOR2X0
                                         5.530000
NOR2X1
NOR2X2
                     saed90nm_typ
NOR2X4
                     saed90nm typ
                     saed90nm_typ
saed90nm_typ
saed90nm_typ
saed90nm_typ
OA22X1
                                                               11.059000
                                       11.059000
OR3X1
                                        9.230000
                                                                9.230000
OR4X1
                                                               20.304001
XNOR2X1
                     saed90nm_typ
                                       13.824000
XOR2X1
                     saed90nm_typ
                                       13.824000
                                                               96.768003
```

3046.717027

Total 26 references

dc_shell>





ISSUES: Overall there were no major issues this lab. Most of the simulations and commands went smoothly. The only issues occurred during 2 commands. Both times when using the insert_stdcell_filler this command would make a small error appear but overall I do not believe it affected the lab majorly. Other than that no other errors occurred during the lab assignment.