

## Addressing Modes

Addressing modes determine how the CPU accesses memory locations to be operated upon. The STAR12 CPU includes all of the addressing modes of the M68HC11 CPU as well as several new forms of indexed addressing. [Table 3](#) is a summary of the available addressing modes.

**Table 3 M68HC12 Addressing Mode Summary**

Addressing Mode	Source Format	Abbreviation	Description
Inherent	<b>INST</b> (no externally supplied operands)	INH	Operands (if any) are in CPU registers
Immediate	<b>INST #opr8i</b> or <b>INST #opr16i</b>	IMM	Operand is included in instruction stream 8- or 16-bit size implied by context
Direct	<b>INST opr8a</b>	DIR	Operand is the lower 8-bits of an address in the range \$0000 – \$00FF
Extended	<b>INST opr16a</b>	EXT	Operand is a 16-bit address
Relative	<b>INST rel8</b> or <b>INST rel16</b>	REL	An 8-bit or 16-bit relative offset from the current pc is supplied in the instruction
Indexed (5-bit offset)	<b>INST oprx5,xysp</b>	IDX	5-bit signed constant offset from x, y, sp, or pc
Indexed (auto pre-decrement)	<b>INST oprx3,-xys</b>	IDX	Auto pre-decrement x, y, or sp by 1 ~ 8
Indexed (auto pre-increment)	<b>INST oprx3,+xys</b>	IDX	Auto pre-increment x, y, or sp by 1 ~ 8
Indexed (auto post-decrement)	<b>INST oprx3,xys-</b>	IDX	Auto post-decrement x, y, or sp by 1 ~ 8
Indexed (auto post-increment)	<b>INST oprx3,xys+</b>	IDX	Auto post-increment x, y, or sp by 1 ~ 8
Indexed (accumulator offset)	<b>INST abd,xysp</b>	IDX	Indexed with 8-bit (A or B) or 16-bit (D) accumulator offset from x, y, sp, or pc
Indexed (9-bit offset)	<b>INST oprx9,xysp</b>	IDX1	9-bit signed constant offset from x, y, sp, or pc (lower 8-bits of offset in one extension byte)
Indexed (16-bit offset)	<b>INST oprx16,xysp</b>	IDX2	16-bit constant offset from x, y, sp, or pc (16-bit offset in two extension bytes)
Indexed-Indirect (16-bit offset)	<b>INST [opr16,xysp]</b>	[IDX2]	Pointer to operand is found at... 16-bit constant offset from x, y, sp, or pc (16-bit offset in two extension bytes)
Indexed-Indirect (D accumulator offset)	<b>INST [D,xysp]</b>	[D,IDX]	Pointer to operand is found at... x, y, sp, or pc plus the value in D

## Indexed Addressing Modes

The STAR12 CPU indexed modes reduce execution time and eliminate code size penalties for using the Y index register. STAR12 CPU indexed addressing uses a postbyte plus zero, one, or two extension bytes after the instruction opcode. The postbyte and extensions do the following tasks:

- Specify which index register is used.
- Determine whether a value in an accumulator is used as an offset.
- Enable automatic pre- or post-increment or decrement
- Specify use of 5-bit, 9-bit, or 16-bit signed offsets.

**Table 4 Summary of Indexed Operations**

Postbyte Code (xb)	Source Code Syntax	Comments
rr0nnnnn	,r n,r -n,r	<b>5-bit constant offset</b> n = -16 to +15 rr can specify X, Y, SP, or PC
111rr0zs	n,r -n,r	<b>Constant offset</b> (9- or 16-bit signed) z=0 = 9-bit with sign in LSB of postbyte(s) 1 = 16-bit if z = s = 1, 16-bit offset indexed-indirect (see below) rr can specify X, Y, SP, or PC
111rr011	[n,r]	<b>16-bit offset indexed-indirect</b> rr can specify X, Y, SP, or PC
rr1pnnnn	n,-r n,+r n,r- n,r+	<b>Auto pre-decrement/increment or Auto post-decrement/increment;</b> p = pre-(0) or post-(1), n = -8 to -1, +1 to +8 rr can specify X, Y, or SP (PC not a valid choice)
111rr1aa	A,r B,r D,r	<b>Accumulator offset</b> (unsigned 8-bit or 16-bit) aa-00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC
111rr111	[D,r]	<b>Accumulator D offset indexed-indirect</b> rr can specify X, Y, SP, or PC

## Opcodes and Operands

The STAR12 CPU uses 8-bit opcodes. Each opcode identifies a particular instruction and associated addressing mode to the CPU. Several opcodes are required to provide each instruction with a range of addressing capabilities.

Only 256 opcodes would be available if the range of values were restricted to the number that can be represented by 8-bit binary numbers. To expand the number of opcodes, a second page is added to the opcode map. Opcodes on the second page are preceded by an additional byte with the value \$18.

To provide additional addressing flexibility, opcodes can also be followed by a postbyte or extension bytes. Postbytes implement certain forms of indexed addressing, transfers, exchanges, and loop primitives. Extension bytes contain additional program information such as addresses, offsets, and immediate data.


## Instruction Set Summary

The following table defines the special characters used to describe the effects of instruction execution on the status bits in the condition codes register (SXHINZVC column).


**Table 5 Condition Code Changes**

Special Character	Description
-	Status bit not affected by operation.
0	Status bit cleared by operation.
1	Status bit set by operation.
△	Status bit affected by operation.
↓	Status bit may be cleared or remain set, but is not set by operation.
↑	Status bit may be set or remain cleared, but the final state is not defined.
?	Status bit may be changed by operation but the final state is not defined.
!	Status bit used for a special purpose.

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
ABA	Add B to A; (A)+(B)⇒A	INH	18 06	OO	[- - Δ - Δ   Δ   Δ]
ABX	Add B to X; (X)+(B)⇒X; assembles as LEAX B,X	IDX	1A E5	Pf	[- - - - - - - - - -]
ABY	Add B to Y; (Y)+(B)⇒Y; assembles as LEAY B,Y	IDX	19 ED	Pf	[- - - - - - - - - -]
ADCA #opr8i ADCA opr8a ADCA opr16a ADCA oprx0_xysppc ADCA oprx9,xysppc ADCA oprx16,xysppc ADCA [D,xysppc] ADCA [opr16,xysppc]	Add with carry to A; (A)+(M)+C⇒A or (A)+imm+C⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	89 ii 99 dd B9 hh 11 A9 xb A9 xb ff A9 xb ee ff A9 xb A9 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - Δ - Δ   Δ   Δ]

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
ADCB #opr8i ADCB opr8a ADCB opr16a ADCB oprx0_xysppc ADCB oprx9_xysppc ADCB oprx16_xysppc ADCB [D,xysppc] ADCB [opr16,xysppc]	Add with carry to B; (B)+(M)+C⇒B or (B)+imm+C⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C9 ii D9 dd F9 hh 11 E9 xb E9 xb ff E9 xb ee ff E9 xb E9 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - Δ - - Δ Δ Δ Δ]
ADDA #opr8i ADDA opr8a ADDA opr16a ADDA oprx0_xysppc ADDA oprx9_xysppc ADDA oprx16_xysppc ADDA [D,xysppc] ADDA [opr16,xysppc]	Add to A; (A)+(M)⇒A or (A)+imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8B ii 9B dd BB hh 11 AB xb AB xb ff AB xb ee ff AB xb AB xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - Δ - - Δ Δ Δ Δ]
ADDB #opr8i ADDB opr8a ADDB opr16a ADDB oprx0_xysppc ADDB oprx9_xysppc ADDB oprx16_xysppc ADDB [D,xysppc] ADDB [opr16,xysppc]	Add to B; (B)+(M)⇒B or (B)+imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CB ii DB dd FB hh 11 EB xb EB xb ff EB xb ee ff EB xb EB xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - Δ - - Δ Δ Δ Δ]
ADDD #opr16i ADDD opr8a ADDD opr16a ADDD oprx0_xysppc ADDD oprx9_xysppc ADDD oprx16_xysppc ADDD [D,xysppc] ADDD [opr16,xysppc]	Add to D; (A:B)+(M:M+1)⇒A:B or (A:B)+imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C3 jj kk D3 dd F3 hh 11 E3 xb E3 xb ff E3 xb ee ff E3 xb E3 xb ee ff	PO RPf RPO RPf RPO frPP fIFRPf fIPRPf	[- - - - Δ Δ Δ Δ]
ANDA #opr8i ANDA opr8a ANDA opr16a ANDA oprx0_xysppc ANDA oprx9_xysppc ANDA oprx16_xysppc ANDA [D,xysppc] ANDA [opr16,xysppc]	AND with A; (A)•(M)⇒A or (A)•imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	84 ii 94 dd B4 hh 11 A4 xb A4 xb ff A4 xb ee ff A4 xb A4 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - - - Δ Δ 0 -]
ANDB #opr8i ANDB opr8a ANDB opr16a ANDB oprx0_xysppc ANDB oprx9_xysppc ANDB oprx16_xysppc ANDB [D,xysppc] ANDB [opr16,xysppc]	AND with B; (B)•(M)⇒B or (B)•imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C4 ii D4 dd F4 hh 11 E4 xb E4 xb ff E4 xb ee ff E4 xb E4 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - - - Δ Δ 0 -]
ANDCC #opr8i	AND with CCR; (CCR)•imm⇒CCR	IMM	10 ii	P	↓↓↓↓↓↓↓↓
ASL opr16a ASL oprx0_xysp ASL oprx9_xysppc ASL oprx16_xysppc ASL [D,xysppc] ASL [opr16,xysppc] ASLA ASLB	Arithmetic shift left M; same as LSL  Arithmetic shift left A; same as LSLA Arithmetic shift left B; same as LSB	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	78 hh 11 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff 48 58	rPwO rPw rPwO frPwP fIfrPw fIPrPw O O	[- - - - Δ Δ Δ Δ]
ASLD	Arithmetic shift left D; same as LS LD 	INH	59	O	[- - - - Δ Δ Δ Δ]

# Central Processing Unit (CPU)

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
ASR opr16a ASR oprx0_xysppc ASR oprx9_xysppc ASR oprx16_xysppc ASR [D,xysppc] ASR [opr16,xysppc] ASRA ASRB	Arithmetic shift right M  Arithmetic shift right A Arithmetic shift right B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	77 hh 11 67 xb 67 xb ff 67 xb ee ff 67 xb 67 xb ee ff 47 57	rPwO rPw rPwO frPwP fIfrPw fIPrPw O O	- - - - Δ Δ Δ Δ
BCC rel8	Branch if C clear; if C=0, then (PC)+2+rel→PC; same as BHS	REL	24 rr	PPP (branch) P (no branch)	- - - - - - - -
BCLR opr8a, msk8 BCLR opr16a, msk8 BCLR oprx0_xysppc, msk8 BCLR oprx9_xysppc, msk8 BCLR oprx16_xysppc, msk8	Clear bit(s) in M; (M)•(mask byte)→M	DIR EXT IDX IDX1 IDX2	4D dd mm 1D hh 11 mm 0D xb mm 0D xb ff mm 0D xb ee ff mm	rPwO rPwP rPwO rPwP frPwPO	- - - - Δ Δ 0 -
BCS rel8	Branch if C set; if C=1, then (PC)+2+rel→PC; same as BLO	REL	25 rr	PPP (branch) P (no branch)	- - - - - - - -
BEQ rel8	Branch if equal; if Z=1, then (PC)+2+rel→PC	REL	27 rr	PPP (branch) P (no branch)	- - - - - - - -
BGE rel8	Branch if $\geq 0$ , signed; if $N \oplus V = 0$ , then (PC)+2+rel→PC	REL	2C rr	PPP (branch) P (no branch)	- - - - - - - -
BGND	Enter background debug mode	INH	00	Vf PPPP	- - - - - - - -
BGT rel8	Branch if $> 0$ , signed; if $Z   (N \oplus V) = 0$ , then (PC)+2+rel→PC	REL	2E rr	PPP (branch) P (no branch)	- - - - - - - -
BHI rel8	Branch if higher, unsigned; if $C   Z = 0$ , then (PC)+2+rel→PC	REL	22 rr	PPP (branch) P (no branch)	- - - - - - - -
BHS rel8	Branch if higher or same, unsigned; if $C=0$ , then (PC)+2+rel→PC; same as BCC	REL	24 rr	PPP (branch) P (no branch)	- - - - - - - -
BITA #opr8i BITA opr8a BITA opr16a BITA oprx0_xysppc BITA oprx9_xysppc BITA oprx16_xysppc BITA [D,xysppc] BITA [opr16,xysppc]	Bit test A; (A)•(M) or (A)•imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	85 ii 95 dd B5 hh 11 A5 xb A5 xb ff A5 xb ee ff A5 xb A5 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	- - - - Δ Δ 0 -
BITB #opr8i BITB opr8a BITB opr16a BITB oprx0_xysppc BITB oprx9_xysppc BITB oprx16_xysppc BITB [D,xysppc] BITB [opr16,xysppc]	Bit test B; (B)•(M) or (B)•imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C5 ii D5 dd F5 hh 11 E5 xb E5 xb ff E5 xb ee ff E5 xb E5 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	- - - - Δ Δ 0 -
BLE rel8	Branch if $\leq 0$ , signed; if $Z   (N \oplus V) = 1$ , then (PC)+2+rel→PC	REL	2F rr	PPP (branch) P (no branch)	- - - - - - - -
BLO rel8	Branch if lower, unsigned; if $C=1$ , then (PC)+2+rel→PC; same as BCS	REL	25 rr	PPP (branch) P (no branch)	- - - - - - - -
BLS rel8	Branch if lower or same, unsigned; if $C   Z = 1$ , then (PC)+2+rel→PC	REL	23 rr	PPP (branch) P (no branch)	- - - - - - - -
BLT rel8	Branch if $< 0$ , signed; if $N \oplus V = 1$ , then (PC)+2+rel→PC	REL	2D rr	PPP (branch) P (no branch)	- - - - - - - -
BMI rel8	Branch if minus; if $N=1$ , then (PC)+2+rel→PC	REL	2B rr	PPP (branch) P (no branch)	- - - - - - - -
BNE rel8	Branch if not equal to 0; if $Z=0$ , then (PC)+2+rel→PC	REL	26 rr	PPP (branch) P (no branch)	- - - - - - - -

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
BPL rel8	Branch if plus; if N=0, then (PC)+2+rel $\Rightarrow$ PC	REL	2A rr	PPP (branch) P (no branch)	[- - - - - -]
BRA rel8	Branch always	REL	20 rr	PPP	[- - - - - -]
BRCLR opr8a, msk8, rel8 BRCLR opr16a, msk8, rel8 BRCLR oprx0_xysppc, msk8, rel8 BRCLR oprx9_xysppc, msk8, rel8 BRCLR oprx16_xysppc, msk8, rel8	Branch if bit(s) clear; if (M) $\bullet$ (mask byte)=0, then (PC)+2+rel $\Rightarrow$ PC	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh 11 mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	rPPP rfPPP rPPP rfPPP PrfPPP	[- - - - - -]
BRN rel8	Branch never	REL	21 rr	P	[- - - - - -]
BRSET opr8, msk8, rel8 BRSET opr16a, msk8, rel8 BRSET oprx0_xysppc, msk8, rel8 BRSET oprx9_xysppc, msk8, rel8 BRSET oprx16_xysppc, msk8, rel8	Branch if bit(s) set; if ( $\bar{M}$ ) $\bullet$ (mask byte)=0, then (PC)+2+rel $\Rightarrow$ PC	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh 11 mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr	rPPP rfPPP rPPP rfPPP PrfPPP	[- - - - - -]
BSET opr8, msk8 BSET opr16a, msk8 BSET oprx0_xysppc, msk8 BSET oprx9_xysppc, msk8 BSET oprx16_xysppc, msk8	Set bit(s) in M; (M) $\mid$ (mask byte) $\Rightarrow$ M	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb ee ff mm	rPwO rPwP rPwO rPwP frPwPO	[- - - Δ Δ 0 -]
BSR rel8	Branch to subroutine; (SP)-2 $\Rightarrow$ SP; RTN <sub>H</sub> :RTN <sub>L</sub> $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> ; (PC)+2+rel $\Rightarrow$ PC	REL	07 rr	SPPP	[- - - - - -]
BVC rel8	Branch if V clear; if V=0, then (PC)+2+rel $\Rightarrow$ PC	REL	28 rr	PPP (branch) P (no branch)	[- - - - - -]
BVS rel8	Branch if V set; if V=1, then (PC)+2+rel $\Rightarrow$ PC	REL	29 rr	PPP (branch) P (no branch)	[- - - - - -]
CALL opr16a, page CALL oprx0_xysppc, page CALL oprx9_xysppc, page CALL oprx16_xysppc, page CALL [D,xysppc] CALL [oprx16_xysppc]	Call subroutine in expanded memory; (SP)-2 $\Rightarrow$ SP; RTN <sub>H</sub> :RTN <sub>L</sub> $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-1 $\Rightarrow$ SP; (PPG) $\Rightarrow$ M <sub>SP</sub> ; pg $\Rightarrow$ PPAGE register; subroutine address $\Rightarrow$ PC	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb ee ff pg 4B xb 4B xb ee ff	gnSsPPP gnSsPPP gnSsPPP fgnSsPPP fIignSsPPP fIignSsPPP	[- - - - - -]
CBA	Compare A to B; (A)-(B)	INH	18 17	OO	[- - - Δ Δ Δ Δ]
CLC	Clear C; assembles as ANDCC #\$FE	IMM	10 FE	P	[- - - - - 0]
CLI	Clear I; assembles as ANDCC #\$EF	IMM	10 EF	P	[- - 0 - - -]
CLR opr16a CLR oprx0_xysppc CLR oprx9_xysppc CLR oprx16_xysppc CLR [D,xysppc] CLR [oprx16_xysppc] CLRA CLRB	Clear M; \$00 $\Rightarrow$ M  Clear A; \$00 $\Rightarrow$ A Clear B; \$00 $\Rightarrow$ B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ee ff 69 xb 69 xb ee ff 87 C7	PwO Pw PwO PwP PIfw PIPw O O	[- - - 0 1 0 0]
CLV	Clear V; assembles as ANDCC #\$FD	IMM	10 FD	P	[- - - - - 0 -]
CMPA #opr8i CMPA opr8a CMPA opr16a CMPA oprx0_xysppc CMPA oprx9_xysppc CMPA oprx16_xysppc CMPA [D,xysppc] CMPA [oprx16_xysppc]	Compare A; (A)-(M) or (A)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	81 ii 91 dd B1 hh 11 A1 xb A1 xb ff A1 xb ee ff A1 xb A1 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - - Δ Δ Δ Δ]

# Central Processing Unit (CPU)

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
CMPB #opr8i CMPB opr8a CMPB opr16a CMPB oprx0_xysppc CMPB oprx9_xysppc CMPB oprx16,xysppc CMPB [D,xysppc] CMPB [opr16,xysppc]	Compare B; (B)–(M) or (B)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 ii D1 dd F1 hh ll E1 xb E1 xb ff E1 xb ee ff E1 xb E1 xb ee ff	P rPf rPO rPf rPO frPP fIfnPf fIPrPf	- - - Δ Δ Δ
COM opr16a COM oprx0_xysppc COM oprx9,xysppc COM oprx16,xysppc COM [D,xysppc] COM [opr16,xysppc] COMA COMB	Complement M; ( $\bar{M}$ )=\$FF–(M) $\Rightarrow$ M  Complement A; ( $\bar{A}$ )=\$FF–(A) $\Rightarrow$ A Complement B; ( $\bar{B}$ )=\$FF–(B) $\Rightarrow$ B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	71 hh ll 61 xb 61 xb ff 61 xb ee ff 61 xb 61 xb ee ff 41 51	rPwO rPw rPwO frPwP fIfnPw fIPrPw O O	- - - Δ Δ 0 1
CPD #opr16i CPD opr8a CPD opr16a CPD oprx0_xysppc CPD oprx9,xysppc CPD oprx16,xysppc CPD [D,xysppc] CPD [opr16,xysppc]	Compare D; (A:B)–(M:M+1) or (A:B)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8C jj kk 9C dd BC hh ll AC xb AC xb ff AC xb ee ff AC xb AC xb ee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	- - - Δ Δ Δ
CPS #opr16i CPS opr8a CPS opr16a CPS oprx0_xysppc CPS oprx9,xysppc CPS oprx16,xysppc CPS [D,xysppc] CPS [opr16,xysppc]	Compare SP; (SP)–(M:M+1) or (SP)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd BF hh ll AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	- - - Δ Δ Δ
CPX #opr16i CPX opr8a CPX opr16a CPX oprx0_xysppc CPX oprx9,xysppc CPX oprx16,xysppc CPX [D,xysppc] CPX [opr16,xysppc]	Compare X; (X)–(M:M+1) or (X)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8E jj kk 9E dd BE hh ll AE xb AE xb ff AE xb ee ff AE xb AE xb ee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	- - - Δ Δ Δ
CPY #opr16i CPY opr8a CPY opr16a CPY oprx0_xysppc CPY oprx9,xysppc CPY oprx16,xysppc CPY [D,xysppc] CPY [opr16,xysppc]	Compare Y; (Y)–(M:M+1) or (Y)–imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8D jj kk 9D dd BD hh ll AD xb AD xb ff AD xb ee ff AD xb AD xb ee ff	PO RPf RPO RPf RPO fRPP fIfRPf fIPRPf	- - - Δ Δ Δ
DAA	Decimal adjust A for BCD	INH	18 07	OFO	- - - Δ Δ ? Δ
DBEQ abdxysp, rel9	Decrement and branch if equal to 0; (counter)–1 $\Rightarrow$ counter; if (counter)=0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	- - - - - -
DBNE abdxysp, rel9	Decrement and branch if not equal to 0; (counter)–1 $\Rightarrow$ counter; if (counter) $\neq$ 0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	- - - - - -



Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
DEC opr16a DEC oprx0_xysppc DEC oprx9_xysppc DEC oprx16_xysppc DEC [D,xysppc] DEC [opr16,xysppc] DECA DECB	Decrement M; (M)-1⇒M Decrement A; (A)-1⇒A Decrement B; (B)-1⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	73 hh 11 63 xb 63 xb ff 63 xb ee ff 63 xb 63 xb ee ff 43 53	rPwO rPw rPwO frPwP fIfPrw fIPrPw O O	- - - - Δ Δ - -
DES	Decrement SP; (SP)-1⇒SP; assembles as LEAS-1,SP	IDX	1B 9F	Pf	- - - - - - - -
DEX	Decrement X; (X)-1⇒X	INH	09	O	- - - - - Δ - -
DEY	Decrement Y; (Y)-1⇒Y	INH	03	O	- - - - - Δ - -
EDIV	Extended divide, unsigned; 32 by 16 to 16-bit; (Y:D)÷(X)⇒Y; remainder⇒D	INH	11	ffffffffffffO	- - - - Δ Δ Δ Δ
EDIVS	Extended divide, signed; 32 by 16 to 16-bit; (Y:D)÷(X)⇒Y; remainder⇒D	INH	18 14	0xffffffffffffO	- - - - Δ Δ Δ Δ
EMACS opr16a	Extended multiply and accumulate, signed; (M <sub>X</sub> :M <sub>X+1</sub> )×(M <sub>Y</sub> :M <sub>Y+1</sub> )+ (M-M+3)⇒M-M+3; 16 by 16 to 32-bit	Special	18 12 hh 11	ORROffFRRfWWP	- - - - Δ Δ Δ Δ
EMAXD oprx0_xysppc EMAXD oprx9_xysppc EMAXD oprx16_xysppc EMAXD [D,xysppc] EMAXD [opr16,xysppc]	Extended maximum in D; put larger of 2 unsigned 16-bit values in D; MAX[(D), (M:M+1)]⇒D; N, Z, V, C bits reflect result of internal compare [(D)-(M:M+1)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1A xb 18 1A xb ff 18 1A xb ee ff 18 1A xb 18 1A xb ee ff	ORPF ORPO OfRPP OfIFRPf OfIPRPF	- - - - Δ Δ Δ Δ
EMAXM oprx0_xysppc EMAXM oprx9_xysppc EMAXM oprx16_xysppc EMAXM [D,xysppc] EMAXM [opr16,xysppc]	Extended maximum in M; put larger of 2 unsigned 16-bit values in M; MAX[(D), (M:M+1)]⇒M:M+1; N, Z, V, C bits reflect result of internal compare [(D)-(M:M+1)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1E xb 18 1E xb ff 18 1E xb ee ff 18 1E xb 18 1E xb ee ff	ORPW ORPWO OfRPWP OfIFRPW OfIPRWP	- - - - Δ Δ Δ Δ
EMIND oprx0_xysppc EMIND oprx9_xysppc EMIND oprx16_xysppc EMIND [D,xysppc] EMIND [opr16,xysppc]	Extended minimum in D; put smaller of 2 unsigned 16-bit values in D; MIN[(D), (M:M+1)]⇒D; N, Z, V, C bits reflect result of internal compare [(D)-(M:M+1)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1B xb 18 1B xb ff 18 1B xb ee ff 18 1B xb 18 1B xb ee ff	ORPF ORPO OfRPP OfIFRPf OfIPRPF	- - - - Δ Δ Δ Δ
EMINM oprx0_xysppc EMINM oprx9_xysppc EMINM oprx16_xysppc EMINM [D,xysppc] EMINM [opr16,xysppc]	Extended minimum in M; put smaller of 2 unsigned 16-bit values in M; MIN[(D), (M:M+1)]⇒M:M+1; N, Z, V, C bits reflect result of internal compare [(D)-(M:M+1)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1F xb 18 1F xb ff 18 1F xb ee ff 18 1F xb 18 1F xb ee ff	ORPW ORPWO OfRPWP OfIFRPW OfIPRWP	- - - - Δ Δ Δ Δ
EMUL	Extended multiply, unsigned; (D)×(Y)⇒Y:D; 16 by 16 to 32-bit	INH	13	ffO	- - - - Δ Δ - -
EMULS	Extended multiply, signed; (D)×(Y)⇒Y:D; 16 by 16 to 32-bit	INH	18 13	Ofo OffO (if followed by page 2 instruction)	- - - - Δ Δ - -
EORA #opr8i EORA opr8a EORA opr16a EORA oprx0_xysppc EORA oprx9_xysppc EORA oprx16_xysppc EORA [D,xysppc] EORA [opr16,xysppc]	Exclusive OR A; (A)⊕(M)⇒A or (A)⊕imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	88 ii 98 dd B8 hh 11 A8 xb A8 xb ff A8 xb ee ff A8 xb A8 xb ee ff	P rPf rPO rPf rPO frPP fIfPrf fIPrPf	- - - - Δ Δ O -


# Central Processing Unit (CPU)

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
EORB #opr8i EORB opr8a EORB opr16a EORB oprx0_xysppc EORB oprx9_xysppc EORB oprx16_xysppc EORB [D,xysppc] EORB [opr16,xysppc]	Exclusive OR B; (B) $\oplus$ (M) $\Rightarrow$ B or (B) $\oplus$ imm $\Rightarrow$ B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C8 ii D8 dd F8 hh 11 E8 xb E8 xb ff E8 xb ee ff E8 xb E8 xb ee ff	P rPf rPO rPf rPO frPP fIfPf fIPrPf	[--- --- Δ Δ 0 ---]
ETBL oprx0_xysppc	Extended table lookup and interpolate, 16-bit; (M:M+1)+[(B) $\times$ ((M+2:M+3)–(M:M+1))] $\Rightarrow$ D	IDX	18 3F xb	ORRfffffP	[--- --- Δ Δ --- Δ]
Before executing ETBL, initialize B with fractional part of lookup value; initialize index register to point to first table entry (M:M+1). No extensions or indirect addressing allowed.					
EXG abcdxysp,abcdxysp	Exchange register contents; (r1) $\leftrightarrow$ (r2); r1 and r2 same size or \$00:(r1) $\Rightarrow$ r2; r1=8-bit; r2=16-bit or (r1L) $\leftrightarrow$ (r2); r1=16-bit; r2=8-bit	INH	B7 eb	P	[--- --- --- --- --- ---]
FDIV	Fractional divide; 16 by 16-bit; (D) $\div$ (X) $\Rightarrow$ X; remainder $\Rightarrow$ D	INH	18 11	0xfffffffffO	[--- --- --- Δ Δ Δ]
IBEQ abdxysp, rel9	Increment and branch if equal to 0; (counter)+1 $\Rightarrow$ counter; if (counter)=0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ---]
IBNE abdxysp, rel9	Increment and branch if not equal to 0; (counter)+1 $\Rightarrow$ counter; if (counter) $\neq$ 0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ---]
IDIV	Integer divide, unsigned; 16 by 16-bit; (D) $\div$ (X) $\Rightarrow$ X; remainder $\Rightarrow$ D	INH	18 10	0xfffffffffO	[--- --- --- Δ 0 Δ]
IDIVS	Integer divide, signed; 16 by 16-bit; (D) $\div$ (X) $\Rightarrow$ X; remainder $\Rightarrow$ D	INH	18 15	0xfffffffffO	[--- --- --- Δ Δ Δ Δ]
INC opr16a INC oprx0_xysppc INC oprx9_xysppc INC oprx16_xysppc INC [D,xysppc] INC [opr16,xysppc] INCA INCB	Increment M; (M)+1 $\Rightarrow$ M  Increment A; (A)+1 $\Rightarrow$ A Increment B; (B)+1 $\Rightarrow$ B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	72 hh 11 62 xb 62 xb ff 62 xb ee ff 62 xb 62 xb ee ff 42 52	rPwO rPw rPwO frPwP fIfPw fIPrPw O O	[--- --- --- Δ Δ Δ ---]
INS	Increment SP; (SP)+1 $\Rightarrow$ SP; assembles as LEAS 1,SP	IDX	1B 81	Pf	[--- --- --- --- --- ---]
INX	Increment X; (X)+1 $\Rightarrow$ X	INH	08	O	[--- --- --- Δ --- ---]
INY	Increment Y; (Y)+1 $\Rightarrow$ Y	INH	02	O	[--- --- --- Δ --- ---]
JMP opr16a JMP oprx0_xysppc JMP oprx9_xysppc JMP oprx16_xysppc JMP [D,xysppc] JMP [opr16,xysppc]	Jump; subroutine address $\Rightarrow$ PC	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	06 hh 11 05 xb 05 xb ff 05 xb ee ff 05 xb 05 xb ee ff	PPP PPP PPP fPPP fIfPPP fIfPPP	[--- --- --- --- --- ---]
JSR opr8a JSR opr16a JSR oprx0_xysppc JSR oprx9_xysppc JSR oprx16_xysppc JSR [D,xysppc] JSR [opr16,xysppc]	Jump to subroutine; (SP)-2 $\Rightarrow$ SP; RTN <sub>H</sub> :RTN <sub>L</sub> $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> ; subroutine address $\Rightarrow$ PC	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	17 dd 16 hh 11 15 xb 15 xb ff 15 xb ee ff 15 xb 15 xb ee ff	SPPP SPPP PPPS PPPS fPPPS fIfPPPS fIfPPPS	[--- --- --- --- --- ---]
LBCC rel16	Long branch if C clear; if C=0, then (PC)+4+rel $\Rightarrow$ PC; same as LBHS	REL	18 24 qq rr	OPPP (branch) OPO (no branch)	[--- --- --- --- --- ---]

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
LBCS <i>rel16</i>	Long branch if C set; if C=1, then (PC)+4+rel⇒PC; same as LBLO	REL	18 25 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBEQ <i>rel16</i>	Long branch if equal; if Z=1, then (PC)+4+rel⇒PC	REL	18 27 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBGE <i>rel16</i>	Long branch if $\geq 0$ , signed; if $N \oplus V = 0$ , then (PC)+4+rel⇒PC	REL	18 2C qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBGT <i>rel16</i>	Long branch if $> 0$ , signed; if $Z   (N \oplus V) = 0$ , then (PC)+4+rel⇒PC	REL	18 2E qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBHI <i>rel16</i>	Long branch if higher, unsigned; if $C   Z = 0$ , then (PC)+4+rel⇒PC	REL	18 22 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBHS <i>rel16</i>	Long branch if higher or same, unsigned; if $C = 0$ , then (PC)+4+rel⇒PC; same as LBCC	REL	18 24 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBLE <i>rel16</i>	Long branch if $\leq 0$ , signed; if $Z   (N \oplus V) = 1$ , then (PC)+4+rel⇒PC	REL	18 2F qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBLO <i>rel16</i>	Long branch if lower, unsigned; if $C = 1$ , then (PC)+4+rel⇒PC; same as LBCS	REL	18 25 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBLS <i>rel16</i>	Long branch if lower or same, unsigned; if $C   Z = 1$ , then (PC)+4+rel⇒PC	REL	18 23 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBLT <i>rel16</i>	Long branch if $< 0$ , signed; if $N \oplus V = 1$ , then (PC)+4+rel⇒PC	REL	18 2D qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBMI <i>rel16</i>	Long branch if minus; if $N = 1$ , then (PC)+4+rel⇒PC	REL	18 2B qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBNE <i>rel16</i>	Long branch if not equal to 0; if $Z = 0$ , then (PC)+4+rel⇒PC	REL	18 26 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBPL <i>rel16</i>	Long branch if plus; if $N = 0$ , then (PC)+4+rel⇒PC	REL	18 2A qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBRA <i>rel16</i>	Long branch always	REL	18 20 qq rr	OPPP	[- - -   - - - - - -]
LBRN <i>rel16</i>	Long branch never	REL	18 21 qq rr	OPO	[- - -   - - - - - -]
LBVC <i>rel16</i>	Long branch if V clear; if $V = 0$ , then (PC)+4+rel⇒PC	REL	18 28 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LBVS <i>rel16</i>	Long branch if V set; if $V = 1$ , then (PC)+4+rel⇒PC	REL	18 29 qq rr	OPPP (branch) OPO (no branch)	[- - -   - - - - - -]
LDAA #opr8 <i>i</i> LDAA opr8 <i>a</i> LDAA opr16 <i>a</i> LDAA oprx0_xysppc LDAA oprx9,xysppc LDAA oprx16,xysppc LDAA [D,xysppc] LDAA [opr16,xysppc]	Load A; (M)⇒A or imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 ii 96 dd B6 hh ll A6 xb A6 xb ff A6 xb ee ff A6 xb A6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - -   ΔΔ 0-]
LDAB #opr8 <i>i</i> LDAB opr8 <i>a</i> LDAB opr16 <i>a</i> LDAB oprx0_xysppc LDAB oprx9,xysppc LDAB oprx16,xysppc LDAB [D,xysppc] LDAB [opr16,xysppc]	Load B; (M)⇒B or imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 ii D6 dd F6 hh ll E6 xb E6 xb ff E6 xb ee ff E6 xb E6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[- - -   ΔΔ 0-]

# Central Processing Unit (CPU)

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
LDD #opr16i LDD opr8a LDD opr16a LDD oprx0_xysppc LDD oprx9,xysppc LDD oprx16,xysppc LDD [D,xysppc] LDD [opr16,xysppc]	Load D; (M:M+1)⇒A:B or imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC hh ll EC xb EC xb ff EC xb ee ff EC xb EC xb ee ff	PO RPf RPO RPf RPO fRPP fIFRPf fIPRPf	- - - - ΔΔ0 -
LDS #opr16i LDS opr8a LDS opr16a LDS oprx0_xysppc LDS oprx9,xysppc LDS oprx16,xysppc LDS [D,xysppc] LDS [opr16,xysppc]	Load SP; (M:M+1)⇒SP or imm⇒SP	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CF jj kk DF dd FF hh ll EF xb EF xb ff EF xb ee ff EF xb EF xb ee ff	PO RPf RPO RPf RPO fRPP fIFRPf fIPRPf	- - - - ΔΔ0 -
LDX #opr16i LDX opr8a LDX opr16a LDX oprx0_xysppc LDX oprx9,xysppc LDX oprx16,xysppc LDX [D,xysppc] LDX [opr16,xysppc]	Load X; (M:M+1)⇒X or imm⇒X	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CE jj kk DE dd FE hh ll EE xb EE xb ff EE xb ee ff EE xb EE xb ee ff	PO RPf RPO RPf RPO fRPP fIFRPf fIPRPf	- - - - ΔΔ0 -
LDY #opr16i LDY opr8a LDY opr16a LDY oprx0_xysppc LDY oprx9,xysppc LDY oprx16,xysppc LDY [D,xysppc] LDY [opr16,xysppc]	Load Y; (M:M+1)⇒Y or imm⇒Y	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CD jj kk DD dd FD hh ll ED xb ED xb ff ED xb ee ff ED xb ED xb ee ff	PO RPf RPO RPf RPO fRPP fIFRPf fIPRPf	- - - - ΔΔ0 -
LEAS oprx0_xysppc LEAS oprx9,xysppc LEAS oprx16,xysppc	Load effective address into SP; effective address⇒SP	IDX IDX1 IDX2	1B xb 1B xb ff 1B xb ee ff	Pf PO PP	- - - - - - -
LEAX oprx0_xysppc LEAX oprx9,xysppc LEAX oprx16,xysppc	Load effective address into X; effective address⇒X	IDX IDX1 IDX2	1A xb 1A xb ff 1A xb ee ff	Pf PO PP	- - - - - - -
LEAY oprx0_xysppc LEAY oprx9,xysppc LEAY oprx16,xysppc	Load effective address into Y; effective address⇒Y	IDX IDX1 IDX2	19 xb 19 xb ff 19 xb ee ff	Pf PO PP	- - - - - - -
LSL opr16a LSL oprx0_xysppc LSL oprx9,xysppc LSL oprx16,xysppc LSL [D,xysppc] LSL [opr16,xysppc]	Logical shift left M; same as ASL 	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	78 hh ll 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff 48 58	rOPw rPw rPOw fRPPw fIFrPw fIPrPw O O	- - - - ΔΔΔΔ
LSLA LSLB	Logical shift left A; same as ASLA Logical shift left B; same as ASLB				
LSLD	Logical shift left D; same as ASLD 	INH	59	O	- - - - ΔΔΔΔ
LSR opr16a LSR oprx0_xysppc LSR oprx9,xysppc LSR oprx16,xysppc LSR [D,xysppc] LSR [opr16,xysppc]	Logical shift right M 	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	74 hh ll 64 xb 64 xb ff 64 xb ee ff 64 xb 64 xb ee ff 44 54	rPwO rPw rPwO fRpwP fIFrPw fIPrPw O O	- - - - 0 ΔΔΔ
LSRA LSRB	Logical shift right A Logical shift right B				

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
LSRD	Logical shift right D 	INH	49	O	- - -   0 Δ Δ Δ
MAXA oprx0_xysppc MAXA oprx9_xysppc MAXA oprx16_xysppc MAXA [D,xysppc] MAXA [oprx16,xysppc]	Maximum in A; put larger of 2 unsigned 8-bit values in A; MAX[(A), (M)]⇒A; N, Z, V, C bits reflect result of internal compare [(A)–(M)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 18 xb 18 18 xb ff 18 18 xb ee ff 18 18 xb 18 18 xb ee ff	OrPf OrPO OfrrPP OfIfrPf OfIPrPf	- - -   Δ Δ Δ Δ
MAXM oprx0_xysppc MAXM oprx9_xysppc MAXM oprx16_xysppc MAXM [D,xysppc] MAXM [oprx16,xysppc]	Maximum in M; put larger of 2 unsigned 8-bit values in M; MAX[(A), (M)]⇒M; N, Z, V, C bits reflect result of internal compare [(A)–(M)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1C xb 18 1C xb ff 18 1C xb ee ff 18 1C xb 18 1C xb ee ff	OrPw OrPwO OfrrPwP OfIfrPw OfIPrPw	- - -   Δ Δ Δ Δ
MEM	Determine grade of membership; $\mu$ (grade)⇒M <sub>Y</sub> ; (X)+4⇒X; (Y)+1⇒Y; if (A)<P1 or (A)>P2 then $\mu=0$ , else $\mu=\min[((A)-P1) \times S1, (P2-(A)) \times S2, \$FF]$ ; (A)=current crisp input value; X points at 4-byte data describing trapezoidal membership function (P1, P2, S1, S2); X points at fuzzy input (RAM location)	Special	01	RRfOw	- - ? - ? ? ? ?
MINA oprx0_xysppc MINA oprx9_xysppc MINA oprx16_xysppc MINA [D,xysppc] MINA [oprx16,xysppc]	Minimum in A; put smaller of 2 unsigned 8-bit values in A; MIN[(A), (M)]⇒A; N, Z, V, C bits reflect result of internal compare [(A)–(M)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 19 xb 18 19 xb ff 18 19 xb ee ff 18 19 xb 18 19 xb ee ff	OrPf OrPO OfrrPP OfIfrPf OfIPrPf	- - -   Δ Δ Δ Δ
MINM oprx0_xysppc MINM oprx9_xysppc MINM oprx16_xysppc MINM [D,xysppc] MINM [oprx16,xysppc]	Minimum in N; put smaller of 2 unsigned 8-bit values in M; MIN[(A), (M)]⇒M; N, Z, V, C bits reflect result of internal compare [(A)–(M)]	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1D xb 18 1D xb ff 18 1D xb ee ff 18 1D xb 18 1D xb ee ff	OrPw OrPwO OfrrPwP OfIfrPw OfIPrPw	- - -   Δ Δ Δ Δ
MOVB #opr8, opr16a MOVB #opr8i, oprx0_xysppc MOVB opr16a, opr16a MOVB opr16a, oprx0_xysppc MOVB oprx0_xysppc, opr16a MOVB oprx0_xysppc, oprx0_xysppc	Move byte; memory-to-memory 8-bit byte-move; (M <sub>1</sub> )⇒M <sub>2</sub> ; first operand specifies byte to move	IMM-EXT IMM-IDX EXT-EXT EXT-IDX IDX-EXT IDX-IDX	18 0B ii hh 11 18 08 xb ii 18 0C hh 11 hh 11 18 09 xb hh 11 18 0D xb hh 11 18 0A xb xb	OPwP OPwO OrPwPO OPrPw OrPwP OrPwO	- - - - - - - -
MOVW #opr16, opr16a MOVW #opr16i, oprx0_xysppc MOVW opr16a, opr16a MOVW opr16a, oprx0_xysppc MOVW oprx0_xysppc, opr16a MOVW oprx0_xysppc, oprx0_xysppc	Move word; memory-to-memory 16-bit word-move; (M <sub>1</sub> :M <sub>1</sub> +1)⇒M <sub>2</sub> :M <sub>2</sub> +1; first operand specifies word to move	IMM-EXT IMM-IDX EXT-EXT EXT-IDX IDX-EXT IDX-IDX	18 03 jj kk hh 11 18 00 xb jj kk 18 04 hh 11 hh 11 18 01 xb hh 11 18 05 xb hh 11 18 02 xb xb	OPWPO OPPW ORPWP OPRPW ORWP ORPWO	- - - - - - - -
MUL	Multiply, unsigned, 8 by 8-bit; (A)×(B)⇒A:B	INH	12	O	- - - - - - - Δ
NEG opr16a NEG oprx0_xysppc NEG oprx9_xysppc NEG oprx16_xysppc NEG [D,xysppc] NEG [oprx16,xysppc] NEGA NEGB	Negate M; 0–(M)⇒M or (M)+1⇒M Negate A; 0–(A)⇒A or (A)+1⇒A Negate B; 0–(B)⇒B or (B)+1⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	70 hh 11 60 xb 60 xb ff 60 xb ee ff 60 xb 60 xb ee ff 40 50	rPwO rPw rPwO frPwP fIfrPw fIPrPw O O	- - -   Δ Δ Δ Δ
NOP	No operation	INH	A7	O	- - - - - - - -

## **Central Processing Unit (CPU)**

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
ORAA #opr8i ORAA opr8a ORAA opr16a ORAA oprx0_xysppc ORAA oprx9_xysppc ORAA oprx16_xysppc ORAA [D,xysppc] ORAA [opr16,xysppc]	OR accumulator A; (A)   (M) $\Rightarrow$ A or (A)   imm $\Rightarrow$ A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8A ii 9A dd BA hh 11 AA xb AA xb ff AA xb ee ff AA xb AA xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[---ΔΔ 0 ---]
ORAB #opr8i ORAB opr8a ORAB opr16a ORAB oprx0_xysppc ORAB oprx9_xysppc ORAB oprx16_xysppc ORAB [D,xysppc] ORAB [opr16,xysppc]	OR accumulator B; (B)   (M) $\Rightarrow$ B or (B)   imm $\Rightarrow$ B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CA ii DA dd FA hh 11 EA xb EA xb ff EA xb ee ff EA xb EA xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[---ΔΔ 0 ---]
ORCC #opr8i	OR CCR; (CCR)   imm $\Rightarrow$ CCR	IMM	14 ii	P	[↑ ---↑↑↑↑↑↑↑↑↑↑]
PSHA	Push A; (SP)-1 $\Rightarrow$ SP; (A) $\Rightarrow$ M <sub>SP</sub>	INH	36	Os	[--- --- --- ---]
PSHB	Push B; (SP)-1 $\Rightarrow$ SP; (B) $\Rightarrow$ M <sub>SP</sub>	INH	37	Os	[--- --- --- ---]
PSHC	Push CCR; (SP)-1 $\Rightarrow$ SP; (CCR) $\Rightarrow$ M <sub>SP</sub>	INH	39	Os	[--- --- --- ---]
PSHD	Push D; (SP)-2 $\Rightarrow$ SP; (A:B) $\Rightarrow$ M <sub>SP:M<sub>SP+1</sub></sub>	INH	3B	OS	[--- --- --- ---]
PSHX	Push X; (SP)-2 $\Rightarrow$ SP; (X <sub>H</sub> :X <sub>L</sub> ) $\Rightarrow$ M <sub>SP:M<sub>SP+1</sub></sub>	INH	34	OS	[--- --- --- ---]
PSHY	Push Y; (SP)-2 $\Rightarrow$ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) $\Rightarrow$ M <sub>SP:M<sub>SP+1</sub></sub>	INH	35	OS	[--- --- --- ---]
PULA	Pull A; (M <sub>SP</sub> ) $\Rightarrow$ A; (SP)+1 $\Rightarrow$ SP	INH	32	ufO	[--- --- --- ---]
PULB	Pull B; (M <sub>SP</sub> ) $\Rightarrow$ B; (SP)+1 $\Rightarrow$ SP	INH	33	ufO	[--- --- --- ---]
PULC	Pull CCR; (M <sub>SP</sub> ) $\Rightarrow$ CCR; (SP)+1 $\Rightarrow$ SP	INH	38	ufO	[Δ↓ΔΔΔΔΔΔ]
PULD	Pull D; (M <sub>SP:M<sub>SP+1</sub></sub> ) $\Rightarrow$ A:B; (SP)+2 $\Rightarrow$ SP	INH	3A	UfO	[--- --- --- ---]
PULX	Pull X; (M <sub>SP:M<sub>SP+1</sub></sub> ) $\Rightarrow$ X <sub>H</sub> :X <sub>L</sub> ; (SP)+2 $\Rightarrow$ SP	INH	30	UfO	[--- --- --- ---]
PULY	Pull Y; (M <sub>SP:M<sub>SP+1</sub></sub> ) $\Rightarrow$ Y <sub>H</sub> :Y <sub>L</sub> ; (SP)+2 $\Rightarrow$ SP	INH	31	UfO	[--- --- --- ---]
REV	Rule evaluation, unweighted; find smallest rule input; store to rule outputs unless fuzzy output is already larger	Special	18 3A	Orf(t <sup>^</sup> Tx)O* ff+Orft <sup>^</sup> **	[---? ---? Δ?]
REVV	Rule evaluation, weighted; rule weights optional; find smallest rule input; store to rule outputs unless fuzzy output is already larger	Special	18 3B	Orf(t <sup>^</sup> Tx)O* or ORf(r <sup>^</sup> fRFf)O* ffff+ORft <sup>^</sup> *** ffff+ORfr <sup>^</sup> ****	[---? ---? Δ?]
*The t <sup>^</sup> Tx loop is executed once for each element in the rule list. The ^ denotes a check for pending interrupt requests.					
**These are additional cycles caused by an interrupt: ff is the exit sequence and Orft <sup>^</sup> is the re-entry sequence.					
***When weighting is not enabled, the t <sup>^</sup> Tx loop is executed once for each element in the rule list. The ^ denotes a check for pending interrupt requests.					
**When weighting is enabled, the t <sup>^</sup> Tx loop is replaced by r <sup>^</sup> ffRf.					
***These are additional cycles caused by an interrupt when weighting is not enabled: ffff is the exit sequence and ORft <sup>^</sup> is the re-entry sequence.					
**** These are additional cycles caused by an interrupt when weighting is enabled: ffff is the exit sequence and ORfr <sup>^</sup> is the re-entry sequence.					

\*Where sightline is established, the angle is measured from the horizontal to the object. The angle to the object from the horizontal is called the angle of elevation.

**\*When weighting is not enabled, the  $t^T x$  loop is executed once for each row.**

\*\*When weighting is enabled, the  $t^T x$  loop is replaced by  $r^T ffrE$ .  
 \*\*\*There are additional cycles caused by an interrupt when weighting is not enabled; **FFFF** is the exit sequence and **OP\_F1\_A** is the re-entry sequence.

\*\*\*These are additional cycles caused by an interrupt when weighting is not enabled. **ffff** is the exit sequence and **ORF↑↑** is the re-entry sequence. \*\*\*\* These are additional cycles caused by an interrupt when weighting is enabled. **ffff** is the exit sequence and **ORF↑↑** is the re-entry sequence.

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
ROL opr16a ROL oprx0_xysppc ROL oprx9_xysppc ROL oprx16_xysppc ROL [D,xysppc] ROL [opr16,xysppc] ROLA ROLB	Rotate left M 	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	75 hh 11 65 xb 65 xb ff 65 xb ee ff 65 xb 65 xb ee ff 45 55	rPwO rPw rPwO frPwP fIfPrPw fIPrPw O O	- - - - Δ Δ Δ Δ
ROR opr16a ROR oprx0_xysppc ROR oprx9_xysppc ROR oprx16_xysppc ROR [D,xysppc] ROR [opr16,xysppc] RORA RORB	Rotate right M 	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	76 hh 11 66 xb 66 xb ff 66 xb ee ff 66 xb 66 xb ee ff 46 56	rPwO rPw rPwO frPwP fIfPrPw fIPrPw O O	- - - - Δ Δ Δ Δ
RTC	Return from call; $(M_{SP}) \Rightarrow PPAGE$ ; $(SP)+1 \Rightarrow SP$ ; $(M_{SP}:M_{SP+1}) \Rightarrow PC_H:PC_L$ ; $(SP)+2 \Rightarrow SP$	INH	0A	uUnfPPP	- - - - - - - -
RTI	Return from interrupt; $(M_{SP}) \Rightarrow CCR$ ; $(SP)+1 \Rightarrow SP$ ; $(M_{SP}:M_{SP+1}) \Rightarrow B:A$ ; $(SP)+2 \Rightarrow SP$ ; $(M_{SP}:M_{SP+1}) \Rightarrow X_H:X_L$ ; $(SP)+4 \Rightarrow SP$ ; $(M_{SP}:M_{SP+1}) \Rightarrow PC_H:PC_L$ ; $(SP)+2 \Rightarrow SP$ ; $(M_{SP}:M_{SP+1}) \Rightarrow Y_H:Y_L$ ; $(SP)+4 \Rightarrow SP$	INH	0B	uUUUUUPPP or uUUUUfVfPPP*	Δ ↓ Δ Δ Δ Δ Δ Δ
*RTI takes 11 cycles if an interrupt is pending.					
RTS	Return from subroutine; $(M_{SP}:M_{SP+1}) \Rightarrow PC_H:PC_L$ ; $(SP)+2 \Rightarrow SP$	INH	3D	UfPPP	- - - - - - - -
SBA	Subtract B from A; $(A)-(B) \Rightarrow A$	INH	18 16	OO	- - - - Δ Δ Δ Δ
SBCA #opr8i SBCA opr8a SBCA opr16a SBCA oprx0_xysppc SBCA oprx9_xysppc SBCA oprx16_xysppc SBCA [D,xysppc] SBCA [opr16,xysppc]	Subtract with carry from A; $(A)-(M)-C \Rightarrow A$ or $(A)-imm-C \Rightarrow A$	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	82 ii 92 dd B2 hh 11 A2 xb A2 xb ff A2 xb ee ff A2 xb A2 xb ee ff	P rPf rPO rPf rPO frPP fIfPrPf fIPrPf	- - - - Δ Δ Δ Δ
SBCB #opr8i SBCB opr8a SBCB opr16a SBCB oprx0_xysppc SBCB oprx9_xysppc SBCB oprx16_xysppc SBCB [D,xysppc] SBCB [opr16,xysppc]	Subtract with carry from B; $(B)-(M)-C \Rightarrow B$ or $(B)-imm-C \Rightarrow B$	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C2 ii D2 dd F2 hh 11 E2 xb E2 xb ff E2 xb ee ff E2 xb E2 xb ee ff	P rPf rPO rPf rPO frPP fIfPrPf fIPrPf	- - - - Δ Δ Δ Δ
SEC	Set C; assembles as ORCC #\$01	IMM	14 01	P	- - - - - - - 1
SEI	Set I; assembles as ORCC #\$10	IMM	14 10	P	- - - 1 - - - -
SEV	Set V; assembles as ORCC #\$02	IMM	14 02	P	- - - - - - 1 -
SEX abc,dxysp	Sign extend; 8-bit r1 to 16-bit r2; $\$00:(r1) \Rightarrow r2$ if r1 bit 7 is 0 or $\$FF:(r1) \Rightarrow r2$ if r1, bit 7 is 1; alternate mnemonic for TFR r1, r2	INH	B7 eb	P	- - - - - - - -

# Central Processing Unit (CPU)

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
STAA opr8a STAA opr16a STAA oprx0_xysppc STAA oprx9,xysppc STAA oprx16,xysppc STAA [D,xysppc] STAA [opr16,xysppc]	Store accumulator A; (A) $\Rightarrow$ M	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5A dd 7A hh 11 6A xb 6A xb ff 6A xb ee ff 6A xb 6A xb ee ff	Pw PwO Pw PwO PwP PIfw PIPw	[--- --- Δ Δ 0 ---]
STAB opr8a STAB opr16a STAB oprx0_xysppc STAB oprx9,xysppc STAB oprx16,xysppc STAB [D,xysppc] STAB [opr16,xysppc]	Store accumulator B; (B) $\Rightarrow$ M	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5B dd 7B hh 11 6B xb 6B xb ff 6B xb ee ff 6B xb 6B xb ee ff	Pw PwO Pw PwO PwP PIfw PIPw	[--- --- --- Δ Δ 0 ---]
STD opr8a STD opr16a STD oprx0_xysppc STD oprx9,xysppc STD oprx16,xysppc STD [D,xysppc] STD [opr16,xysppc]	Store D; (A:B) $\Rightarrow$ M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5C dd 7C hh 11 6C xb 6C xb ff 6C xb ee ff 6C xb 6C xb ee ff	PW PWO PW PWO PWP PIfw PIPw	[--- --- --- Δ Δ 0 ---]
STOP	Stop processing; (SP) $\rightarrow$ SP; RTN <sub>H</sub> :RTN <sub>L</sub> $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP) $\rightarrow$ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP) $\rightarrow$ SP; (X <sub>H</sub> :X <sub>L</sub> ) $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP) $\rightarrow$ SP; (B:A) $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP) $\rightarrow$ SP; (CCR) $\Rightarrow$ M <sub>SP</sub> ; stop all clocks	INH	18 3E	00SSSSsf (enter stop mode) fVfPPP (exit stop mode) ff (continue stop mode) OO (if stop mode disabled by S=1)	[--- --- --- --- --- ---]
STS opr8a STS opr16a STS oprx0_xysppc STS oprx9,xysppc STS oprx16,xysppc STS [D,xysppc] STS [opr16,xysppc]	Store SP; (SP <sub>H</sub> :SP <sub>L</sub> ) $\Rightarrow$ M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5F dd 7F hh 11 6F xb 6F xb ff 6F xb ee ff 6F xb 6F xb ee ff	PW PWO PW PWO PWP PIfw PIPw	[--- --- --- Δ Δ 0 ---]
STX opr8a STX opr16a STX oprx0_xysppc STX oprx9,xysppc STX oprx16,xysppc STX [D,xysppc] STX [opr16,xysppc]	Store X; (X <sub>H</sub> :X <sub>L</sub> ) $\Rightarrow$ M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5E dd 7E hh 11 6E xb 6E xb ff 6E xb ee ff 6E xb 6E xb ee ff	PW PWO PW PWO PWP PIfw PIPw	[--- --- --- Δ Δ 0 ---]
STY opr8a STY opr16a STY oprx0_xysppc STY oprx9,xysppc STY oprx16,xysppc STY [D,xysppc] STY [opr16,xysppc]	Store Y; (Y <sub>H</sub> :Y <sub>L</sub> ) $\Rightarrow$ M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh 11 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	PW PWO PW PWO PWP PIfw PIPw	[--- --- --- Δ Δ 0 ---]
SUBA #opr8i SUBA opr8a SUBA opr16a SUBA oprx0_xysppc SUBA oprx9,xysppc SUBA oprx16,xysppc SUBA [D,xysppc] SUBA [opr16,xysppc]	Subtract from A; (A) $\rightarrow$ (M) $\Rightarrow$ A or (A) $\rightarrow$ imm $\Rightarrow$ A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd B0 hh 11 A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[--- --- --- Δ Δ Δ Δ]

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
SUBB #opr8i SUBB opr8a SUBB opr16a SUBB oprx0_xysppc SUBB oprx9_xysppc SUBB oprx16_xysppc SUBB [D,xysppc] SUBB [opr16,xysppc]	Subtract from B; (B)-(M)⇒B or (B)-imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh 11 E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	P rPf rPO rPf rPO frPP fIfPrPf fIPrPf	[--- Δ Δ Δ Δ Δ]
SUBD #opr16i SUBD opr8a SUBD opr16a SUBD oprx0_xysppc SUBD oprx9_xysppc SUBD oprx16_xysppc SUBD [D,xysppc] SUBD [opr16,xysppc]	Subtract from D; (A:B)-(M:M+1)⇒A:B or (A:B)-imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	83 jj kk 93 dd B3 hh 11 A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPRPf	[--- Δ Δ Δ Δ Δ]
SWI	Software interrupt; (SP)-2⇒SP; $RTN_H:RTN_L \Rightarrow M_{SP}:M_{SP+1}$ ; (SP)-2⇒SP; ( $Y_H:Y_L$ )⇒ $M_{SP}:M_{SP+1}$ ; (SP)-2⇒SP; ( $X_H:X_L$ )⇒ $M_{SP}:M_{SP+1}$ ; (SP)-2⇒SP; (B:A)⇒ $M_{SP}:M_{SP+1}$ ; (SP)-1⇒SP; (CCR)⇒ $M_{SP}$ ; 1⇒l; (SWI vector)⇒PC	INH	3F	VSPSSPSSP*	[--- 1 --- ---]


\*The CPU also uses VSPSSPSSP for hardware interrupts and unimplemented opcode traps. Reset uses a variation of VfPPP.

TAB	Transfer A to B; (A)⇒B	INH	18 0E	OO	[--- Δ Δ 0 ---]
TAP	Transfer A to CCR; (A)⇒CCR; assembled as TFR A, CCR	INH	B7 02	P	[Δ ↓ Δ Δ Δ Δ Δ]
TBA	Transfer B to A; (B)⇒A	INH	18 0F	OO	[--- Δ Δ 0 ---]
TBEQ abdxysp,rel9	Test and branch if equal to 0; if (register)=0, then (PC)+2+rel⇒PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- ---]
TBL oprx0_xysppc	Table lookup and interpolate, 8-bit; (M)+(B)×((M+1)-(M))⇒A	IDX	18 3D xb	ORffffP	[--- Δ Δ --- Δ ---]
TBNE abdxysp,rel9	Test and branch if not equal to 0; if (register)≠0, then (PC)+2+rel⇒PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- ---]
TFR abcdxysp,abcdxysp	Transfer register to register; (r1)⇒r2; r1 and r2 same size or \$00:(r1)⇒r2; r1=8-bit; r2=16-bit or (r1L)⇒r2; r1=16-bit; r2=8-bit	INH	B7 eb	P or [Δ ↓ Δ Δ Δ Δ Δ Δ]	[--- --- --- --- ---] or [Δ ↓ Δ Δ Δ Δ Δ Δ]
TPA	Transfer CCR to A; (CCR)⇒A; assembles as TFR CCR ,A	INH	B7 20	P	[--- --- --- --- ---]
TRAP trapnum	Trap unimplemented opcode; (SP)-2⇒SP; $RTN_H:RTN_L \Rightarrow M_{SP}:M_{SP+1}$ ; (SP)-2⇒SP; ( $Y_H:Y_L$ )⇒ $M_{SP}:M_{SP+1}$ ; (SP)-2⇒SP; ( $X_H:X_L$ )⇒ $M_{SP}:M_{SP+1}$ ; (SP)-2⇒SP; (B:A)⇒ $M_{SP}:M_{SP+1}$ ; (SP)-1⇒SP; (CCR)⇒ $M_{SP}$ ; 1⇒l; (trap vector)⇒PC	INH	18 tn tn = \$30-\$39 or tn = \$40-\$FF	OVSPSSPSSP	[--- 1 --- ---]
TST opr16a TST oprx0_xysppc TST oprx9_xysppc TST oprx16_xysppc TST [D,xysppc] TST [opr16,xysppc] TSTA TSTB	Test M; (M)=0 Test A; (A)=0 Test B; (B)=0	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	F7 hh 11 E7 xb E7 xb ff E7 xb ee ff E7 xb E7 xb ee ff 97 D7	rPO rPf rPO frPP fIfPrPf fIPrPf O O	[--- Δ Δ 0 0 0]

## Central Processing Unit (CPU)

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
TSX	Transfer SP to X; (SP) $\Rightarrow$ X; assembles as TFR SP,X	INH	B7 75	P	[--- --- --- ---]
TSY	Transfer SP to Y; (SP) $\Rightarrow$ Y; assembles as TFR SP,Y	INH	B7 76	P	[--- --- --- ---]
TXS	Transfer X to SP; (X) $\Rightarrow$ SP; assembles as TFR X,SP	INH	B7 57	P	[--- --- --- ---]
TYS	Transfer Y to SP; (Y) $\Rightarrow$ SP; assembles as TFR Y,SP	INH	B7 67	P	[--- --- --- ---]
WAI	Wait for interrupt; (SP) $\rightarrow$ SP; $RTN_H:RTN_L \Rightarrow M_{SP}:M_{SP+1}$ ; (SP) $\rightarrow$ SP; ( $Y_H:Y_L \Rightarrow M_{SP}:M_{SP+1}$ ); (SP) $\rightarrow$ SP; ( $X_H:X_L \Rightarrow M_{SP}:M_{SP+1}$ ); (SP) $\rightarrow$ SP; (B:A) $\Rightarrow M_{SP}:M_{SP+1}$ ; (SP) $\rightarrow$ SP; (CCR) $\Rightarrow M_{SP}$	INH	3E	OSSSSsf (before interrupt) EVFPPP (after interrupt)	[--- --- --- ---] or [--- 1 --- ---] or [1 1 --- ---]
WAV	Calculate weighted average; sum of products (SOP) and sum of weights (SOW)* $B$ $\sum_{i=1}^B S_i F_i \Rightarrow Y:D$ $B$ $\sum_{i=1}^B F_i \Rightarrow X$	Special	18 3C	O(frr <sup>ffff</sup> )O** SSS+UUUrr <sup>****</sup>	[--- ? -? Δ ? ?]
wavr*	Resume executing interrupted WAV	Special	3C	UUUrr <sup>ffff</sup> (frr <sup>ffff</sup> )O** SSS+UUUrr <sup>****</sup>	[--- ? -? Δ ? ?]
*Initialize B, X, and Y: B=number of elements; X points at first element in $S_i$ list; Y points at first element in $F_i$ list. All $S_i$ and $F_i$ elements are 8-bit values.					
**The frr <sup>ffff</sup> sequence is the loop for one iteration of SOP and SOW accumulation. The ^ denotes a check for pending interrupt requests.					
***These are additional cycles caused by an interrupt: SSS is the exit sequence and UUUrr <sup>^</sup> is the re-entry sequence. Intermediate values use six stack bytes.					
XGDX	Exchange D with X; (D) $\leftrightarrow$ (X); assembles as EXG D,X	INH	B7 C5	P	[--- --- --- ---]
XGDY	Exchange D with Y; (D) $\leftrightarrow$ (Y); assembles as EXG D,Y	INH	B7 C6	P	[--- --- --- ---]

## Pinout and Signal Description



Note: This pinout is for the 112-pin version of the device.  
Pins shown in bold are not available on the 80-pin version.

Figure 3 Pin Assignments in 112-pin LQFP for MC9S12DP256