

A B C D E

COMPAL CONFIDENTIAL

MODEL NAME : VALA0

PCB NO : LA-9411P

GPIO P/N: 2012.12.20 Rev 3.0C

BOM P/N :

4319L231L01 SMT MB A9411 VALA0 DSC TPM R1

4319L231L02 SMT MB A9411 VALA0 DSC DTP R1

4319L231L03 SMT MB A9411 VALA0 DSC TPM WO EXP R1

4319L231L04 SMT MB A9411 VALA0 DSC DTP WO EXP R1

4319L231L05 SMT MB A9411 VALA0 DSC TPM R1

4319L231L06 SMT MB A9411 VALA0 DSC DTP R1

4319L231L07 SMT MB A9411 VALA0 DSC TPM WO EXP R1

4319L231L08 SMT MB A9411 VALA0 DSC DTP WO EXP R1

SALADO 15 HSW

HASWELL + LYNX POINT

2013_04_10

REV : 1.0 (A00)

@ : Nopop Component

CONN@ : Connector Component

	L01/L02/L5/L6	L03/L04/L7/L8
15MDC@ : MDC	V	V
15G@ : Only for 15 Discrete	V	V
PXDP@ : PCH XDP		
EMC@ : EMI/ESD/RF	V	V
EXP@ : Express Card	V	V
CXDP@ : CPU XDP		

MB PCB	Description
DAA00005Q00	PCB 0LR LA-9411P REV0 M/B DSC


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

WWW.Vinaxvn

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title	Cover Page	
Size	Document Number	Rev
LA-9411P		1.0
Date:	Wednesday, April 10, 2013	Sheet 1 of 77

Block Diagram



POWER STATES

Signal State \ SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

PM TABLE


power plane \ State	+PWR_SRC +PWR_SRC_S +5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +1.5V_RUN +0.675V_DDR_VTT +VCC_CORE +1.05V_RUN +GPU_CORE +1.35V_MEM_GFX +1.8V_RUN_GFX +VGA_PCIE +3.3V_RUN_GFX +VDDCI	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF


PCH	USB 2.0 PORT#	USB 3.0 PORT#	DESTINATION
	0	1	Right Side Top (JUSB1)
	1	2	Right Side Middle (JUSB2)
	2	5	Right Side bottom (JUSB3)
	3	3 (PERN1/USBRN3)	DOCKING (JDOCK1)
	4		WLAN (JMINI2)
	5		WWAN (JMINI1)
	6		DOCKING (JDOCK1)
	7		USH (JUSH1)
	8		Pink Pather (JMINI3)
	9	6	Left Side (JUSB4)
	10		Express card (JEXP1)
	11		None
	12		CAMERA (JCAM1)
	13		None


PCI EXPRESS	DESTINATION
Lane 1 (SATA_TXN4/PETN1)	WWAN (JMINI1) <small>SATA by default</small>
Lane 2 (SATA_RXN5/PERN2)	None
Lane 2 (PERN2/USBRN4)	10/100/1G LOM
Lane 3	WLAN (JMINI2)
Lane 4	E3 Module Bay (JSATA2)
Lane 5	None
Lane 6	Pink Pather (JMINI3)
Lane 7	Express card (JEXP1)
Lane 8	MMI

DISPLAY Ports On CPU	Connnection
DDIB	MB HDMI (JHDMI1)
DDIC	Dock DP port 1
DDID	Dock DP port 2

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN AUTHORIZATION.

www.Winvx.com








PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DEL'S EXPRESS WRITTEN CONSENT.

BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN CONSENT OF VINAUTIX, INC.
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS A PART OF THE AGREEMENT
WITH VINAUTIX, INC. UNLESS WRITTEN CONSENT IS OBTAINED.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


	Compal Electronics, Inc. Title: CPU (1/7) Size: LA-9411P Date: Wednesday, April 10, 2013 Sheet 6 of 77		
OT	Rev 1.0		
ID			



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY
NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIR-
THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.






LOTES_AZIF0012-P002B_HASWELL
CONN@

COMPENSATION PU FOR eDP



HPD INVERSION FOR EDP



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS PARTS OF IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

WWW.Vinhanxvn


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title	Document Number	Rev
CPU (4/7)		1.0
LA-9411P	Wednesday, April 10, 2013	Sheet 9 of 77


CFG STRAPS for CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed





Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET OF INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.




DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
CPU (5/7)			
Size	Document Number	LA-9411P	Rev 1.0
Date:	Wednesday, April 10, 2013	Sheet 10	of 77


+1.35V_CPU_VDDQ Source




SVID ALERT



SVID DATA





VCC_SENSE



WWW.WIKIDRAW.COM

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
BE COPIED, REPRODUCED OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
EVEN IF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY, THE USE MUST BE EXPRESSLY WRITTEN CONSENT.

JCPU1E Haswell iPGA EDS



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


Title: CPU (6/7)


Size: Document Number Rev. 1.0


Date: Wednesday, April 10, 2013 Sheet 11 of 77




















DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
PCH (3/9)			Rev. 1.0
Size	Document Number	LA-9411P	Rev. 1.0
Date: Wednesday, April 10, 2013	Sheet	17	of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DEL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS ANY CODE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITH THE U.S. DEPARTMENT OF DEFENSE WITHOUT CONSENT.



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS ANY CODE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHIN DELLS EXPRESS WRITER CONSENT.

DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.

Title PCH (5/9)





Size Document Number Rev. 1.0

LA-9411P


Date: Wednesday, April 10, 2013 Sheet 19 of 77



Config		GPIO16,49
USB X4,PCIEX8,SATAX6		11
USB X6,PCIEX8,SATAX4		01



PCH_GPIO37
 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.



SATA2GP/GPIO36 , SATA3GP/GPIO37 SAMPLED AT RISING EDGE OF PWROK.
 WEAK INTERNAL PULL-DOWN.(WEAK INTERNAL PULL-DOWN IS DISABLED AFTER PLRST_N DE-ASSERTS).
 NOTE: THIS SIGNAL SHOLD NOT BE PULLED HIGH WHEN STRAP IS SAMPLED.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Rev 1.0
PCH (6/9)


Size Document Number Rev 1.0

LA-9411P


Date Wednesday, April 10, 2013 Sheet 20 of 77

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN CONSENT.


WWW.WIKI.DELL.COM



PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET OF INFORMATION NOR IT CONTENTS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DEL'S EXPRESS WRITTEN CONSENT.



PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current (A)	
VCC	1.05V	1.29 A	
VCCIO	1.05V	3.629 A	
VCCADAC1_5	1.5V	0.070 A	
VCCADAC3_3	3.3V	0.0133 A	
VCCCLK	1.05V	0.306 A	
VCCCLK3_3	3.3V	0.055 A	
VCCVRM	1.5V	0.179 A	
VCC3_3	3.3V	0.133 A	
VCCASW	1.05V	0.67 A	
VCCSUSHDA	3.3V	0.01 A	
VCCSPI	3.3V	0.022 A	
VCCSUS3_3	3.3V	0.261 A	
VCCDSW3_3	3.3V	0.015 A	
V_PROC_IO	1.05V	0.004 A	

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE
TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
PCH (8/9)			
Size	Document Number	Rev 1.0	
	LA-9411P		
Date: Wednesday, April 10, 2013		Sheet	22 of 77




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



www.Vinaxvn

DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
Title		
Size	Document Number	Rev
	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 23 of 77





HDD LED solution for White LED




WLAN LED solution for White LED




O83B Battery LED



	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do Not Mask LEDs (Lid Opened)	1	1




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
PWR SW/LED/PAD/ME
LA-9411P
Title
Size Document Number Rev. 1.0
Date: Wednesday, April 10, 2013 Sheet 24 of 77



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PART WITH OUT DEL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.	
Title	
CRT SW	
Size	Document Number
	LA-9411P
Rev	1.0
Date:	Wednesday, April 10, 2013
Sheet	25
of	77



www.Vinafix.Vn




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE COPIED, REPRODUCED, OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY	
Compal Electronics, Inc.	
Title	HDMI CONN
Size	Document Number
Rev 1.0	LA-9411P
Date	Wednesday, April 10, 2013
Sheet 26	of 77




Power Consumption:

- Pin5 (DPV33) < 20mA
- Pin 11 (DPV12) < 100mA
- Pin 15 (SWR_VCCK) < 100mA (layout trace > 60 mil)
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin 22 (PVCC) < 50 mA
- Pin 43 (VCCK) < 50mA








Power Control for +3.3V_SUS




LCD Backlight



For Webcam



Webcam PWR CTRL



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART WITHOUT AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title LVDS/CAM/TS


Size Document Number LA-9411P

Date Wednesday, April 10, 2013


Rev 1.0

www.VincentXu.net

AUX/DDC GPU for DPC to E-DOCK




AUX/DDC GPU for DPD to E-DOCK




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DEL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title	Document Number	Rev	1.0
DP SW	LA-9411P		
Date: Wednesday, April 10, 2013	Sheet: 29	of	77

Internal Speakers Header






HDD PWR





HDD CONN





PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
Title	HDD	
Size	Document Number	Rev
	LA-9411P	1.0
Date:	Wednesday, April 10, 2013	Sheet 31 of 77










PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS ANY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title	Document Number	Rev	1.0
RJ45 Conn	LA-9411P		
Date: Wednesday, April 10, 2013	Sheet 34 of 77		





USH CONN



Close to JUSH1

Check ME about wire to board PN




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title	
USH board conn / TPM	
Size	Document Number
Rev 1.0	LA-9411P
Date: Wednesday, April 10, 2013	Sheet 35 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DEL'S EXPRESS WRITTEN CONSENT.




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THE SHEET OF INFORMATION NOR IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHIN DEL'S EXPRESS WRITTEN CONSENT.

only for MMC/SD
DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Title: Card Reader
Size: Document Number: LA-9411P Rev: 1.0
Date: Wednesday, April 10, 2013 Sheet: 36 of 77
T-SOL_156-100302606



1/2 Minicard Pink Pather/60GHz Card H=9



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: WLAN/Pink Pather Mini Card

Size: Document Number: LA-9411P Rev: 1.0


Date: Wednesday, April 10, 2013 Sheet: 37 of 77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART WITHOUT AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




WWW.VINHDALE.COM


Mini WWAN/GPS/LTE/UWB H=9



Express Card PWR S/W




Power Control for +3.3V_RUN



Power Control for Mini card1 (+3.3V_PCIE_WWAN)

(This section is identical to the one above, likely a typo or duplicate entry.)

Power Control for Mini card2 (+3.3V_WLAN)




Power Control for Mini card3 (+3.3V_PCIE_FLASH)

(This section is identical to the one above, likely a typo or duplicate entry.)

Note: Add connection on pin4, pin5, pin 13 and pin14 to support GMT 2nd source part

Express Card Conn.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: PCIE-SATA SW / PCIE PWR

Size: Document Number: LA-9411P

Date: Wednesday, April 10, 2013


Rev: 1.0

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Right Side Top (JUSB1)

USB 3.0 repeater change to SA000050R00



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WHETHER THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD

DELL CONFIDENTIAL / PROPRIETARY

Compal Electronics, Inc.


CPB-2 - IIOPB1 Right Side To

SBS.0 JUSBI Right Side Form


LA-9411P

1

Right Side Middle (JUSB2)





Right Side bottom (JUSB3)





PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
EVEN IF THIS SHEET OR THE INFORMATION IT CONTAINS IS MADE PUBLIC BY DELL OR DISCLOSED TO ANY THIRD
PARTY, THE INFORMATION IS PROTECTED BY EXPRESS WRITTEN CONTRACT.

Compal Electronics, Inc.	
Title	USB3.0 JUSB3 Right Side bot
Size	Document Number
Rev. 1.0	LA-9411P








	VGA_ID0
Discrete	0
UMA	1

<37,46> EC5048_TX @R806 1 2 0_0402_5% USB_PWR_SHR_EN#

ME_FWP PCH has internal 20K PD.



WWW.WIKI2VN


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




ECE5048
Size Document Number Rev. 1.0
LA-9411P
Date Wednesday, April 10, 2013 Sheet 45 of 77




Touch Pad




MDC




RSMRST#




Keyboard





I/O Board



LID SW



PITCH 1.0 SNIFFER BOARD



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Int KB/TP/BT/RSMRST/MDC

LA-9411P

Rev. 1.0


Date: Wednesday, April 10, 2013

Sheet 47 of 77


SI4164DY
VDS RDS(on)
30 0.0032ohm at VGS=10V ID(A)
30 0.0039ohm at VGS=4.5V 30A
30 0.0039ohm at VGS=4.5V 26.3A

DC/DC Interface


Power Control for +3.3V_ALW_PCH



Power Control for +3.3V_RUN_GFX




Power Control for +5V_RUN




Power Control for +5V_MOD


Discharge Circuit



Power Control for +3.3V_M



Power Control for +3.3V_LAN



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title POWER CONTROL


Size Document Number LA-9411P Rev 1.0

Date Wednesday, April 10, 2013 Sheet 48 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WHETHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY IS SUBJECT TO THE SAME RESTRICTIONS.



don't connect to PCH



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

	Title MARX-PCIE
	Size Document Number LA-9411P
	Rev. 1.0
Date: Wednesday, April 10, 2013	Sheet 49 of 77

CONFIGURATION STRAPS

RECOMMENDED SETTINGS
 0: DO NOT INSTALL RESISTOR
 1: INSTALL 10K RESISTOR
 X: DESIGN DEPENDANT
 NC: NOT APPLICABLE


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWR_ENB	GPIO0	PCI FULL TX OUTPUT SWING 0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EHPSIS 0: disable 1: enable	X
RSVD	GPIO2	Advances PCIe speed when compliance test 0: 2.5GT/s 1: 5GT/s	0
RSVD	GPIO8	RESERVED	0
BF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0: disable 1: enable	X
ROMIDCFG(2:0)	GPIO_13(1:1)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0
RSVD	HSYNC		0
RSVD	GENERIC0		0
AUD[1]	HSYNC	AUDIO(1) AUDIO 0: No audio output 1: Audio for DisplayPort and HDMI if dongle is detected	11
AUD[0]	VSYNC	1: 10 Audio for DisplayPort only 1: 10 Audio for both DisplayPort and HDMI	

AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIO'S ARE USED, THEY MUST KEEP "LOW" AND NOT CONFlict DURING RESET

GPIO21	HSYNC	GENERIC0	GPIO2	GPIO8
RV241_2P0	RV241_2P0	RV241_2P0	CD341	

When use Samsung VRAM S3D00001876L, please change this RV241 to 4.53Kohm (SD03445316L).



TX_PWR_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)



PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 INFORMATION OWNED BY DELTA ELECTRONICS, INC. ("DELL"). THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
 WHETHER THIS SHEET OR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY, WITHOUT DELLA'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

MARX-GPIO,HDMI,DP,DAC

LA-9411P

Rev 1.0







PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THE INFORMATION NOR ANY PART OF IT CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY, WHETHER IN THE COURSE OF BUSINESS OR FOR PERSONAL USE.

DELL CONFIDENTIAL/PROPRIETARY




	Compal Electronics, Inc. Title MARX-Power Size Document Number Rev LA-9411P Date: Wednesday, April 10, 2013 Sheet 51 of 77		
---	--	--	--




MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75K	CV333=NC


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PART WITHOUT DEL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY	
Compal Electronics, Inc.	
Title	MARX-PLL Power
Size	Document Number
	LA-9411P
Rev	1.0
Date:	Wednesday, April 10, 2013
Sheet	53 of 77







This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.
Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
			MARX-MEM Interface B
Size	Document Number	Rev	1.0
LA-9411P			
Date: Wednesday, April 10, 2013	Sheet: 55	of	77

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET OF INFORMATION NOR IT CONTAINS ANY INFORMATION THAT MAY BE USED BY OR DISCLOSED TO ANY THIRD PART OF THE U.S. GOVERNMENT WITHOUT THE WRITTEN CONSENT OF DELL.



Memory Partition A - Upper 16 bits



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


MARX-VRAM A Upper

LA-9411P


Rev 1.0


Date: Wednesday, April 10, 2013


Sheet 57 of 77




Memory Partition B - Upper 16 bits










DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANYONE AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED OUTSIDE OF THE COMPANY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
LA-9411P		0.4		
Date:	Wednesday, April 10, 2013	Sheet	62	of 77




$+1.05\text{VSP}$
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 290kHz
 TDC 4.64A
 Peak Current 6.5A
 OCP current 7.8A
 TYP MAX
 H/S Rds(on) 24mohm , 30mohm
 L/S Rds(on) 10.3mohm , 12.4mohm
 Choke DCR 11mohm
 Choke Ityp:11A / Isat:14.5A
 Bulk cap ESR 10mohm

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2012/01/17	Deciphered Date	2013/01/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT UNLESS AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	LA-9411P	0.4
Date:	Wednesday, April 10, 2013	Sheet	63	of 77

$+1.5VSP$
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 1MHz
 TDC 1.329A
 Peak Current 1.9A
 OCP current 2.3A
 Choke DCR 27mohm
 Choke Ityp:3.2A / Isat:4A





DELL CONFIDENTIAL/PROPRIETARY


	Compal Electronics, Inc.	
	Title	PWR_+1.5VSP
	Size	Document Number
	LA-9411P	Rev 0.4

Date: Wednesday, April 10, 2013 Sheet 64 of 77


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS
 TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION
 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED
 MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.










TYP MAX
 H/S Rds(on) 12.2mohm , 15mohm
 L/S Rds(on) 2.7mohm , 3.5mohm
 Choke DCR 6.2mohm
 Choke Itye:14.2A / Isat:15A





TRADE SECRET
DO NOT REPRODUCE
OR DISTRIBUTE
BY VINAFIX VIETNAM CO., LTD.





DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.	
Title	PWR_PROCESSOR DECOUPLING	Rev 0.4
Size	Document Number	
Date: Wednesday, April 10, 2013	LA-9411P	Sheet 70 of 77

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OTHERS OR DISCLOSED TO ANY THIRD PARTIES WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Timing Diagram for S5 to S0 mode



DELL CONFIDENTIAL/PROPRIETARY



Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	7	HW	8/24/2012	COMPAL	Change DRAMPWROK Pull up Power rail to Suspend	Base on EDS 1.0 (page124). Change RC4 PM_DRAM_PWRGD pull up power rail to +3.3V_ALW_PCH.	X00(0.2)
2	16	HW	8/24/2012	COMPAL	Remove DGPU_HOLD_RST# double pull up.	Remove RH74 DGPU_HOLD_RST# pull up.	X00(0.2)
3	20	HW	8/24/2012	COMPAL	Remove mCARD_PCIE_SATA# double pull up.	Remove RH196 mCARD_PCIE_SATA# pull up.	X00(0.2)
4	48	HW	8/27/2012	COMPAL	Correct DC to DC interface Pull up power rail to +PWR_SRC_S	R905.1, R911.1, R917.1, R930.1, R906.1 and R912.1 change to +PWR_SRC_S	X00(0.2)
5	13,14	HW	8/27/2012	COMPAL	Follow DG DDR3L VREF_DQ Control as page120. it pull up power rail should be +1.35V_MEM	Modify RD19.1, RD22.1, RD15.1 net name to +1.35V_MEM.	X00(0.2)
6	46,16	HW	8/30/2012	COMPAL	Follow EDS page 131 as DSW rail	Modify AC_PRESENT R835.1 to +PCH_VCCDSW3_3 Add PCH_PCIE_WAKE# RH92.1 to +PCH_VCCDSW3_3 De-populate RH78 with +3.3V_ALW_PCH power rail	X00(0.2)
7	46	HW	8/27/2012	COMPAL	Correct GPU_SMBDAT, GPU_SMBCLK Pull up power rail to +3.3V_RUN	Modify GPU_SMBDAT R829.1, GPU_SMBCLK R822.1 to +3.3V_RUN	X00(0.2)
8	33	HW	8/27/2012	COMPAL	Change LANAKE#_R Pull up power rail to +3.3V_LAN	Modify R558.1 power rail to +3.3V_LAN	X00(0.2)
9	46	HW	8/29/2012	COMPAL	Modify THERMATRIP2# control by +VCCIO_OUT	Modify Q4.2 to +VCCIO_OUT.	X00(0.2)
10	47	HW	8/27/2012	COMPAL	Back E4 RSMRST RESET IC solution and add pull up at PCH_RSMRST#_O	Modify U8 to RT9818A-44GU3 Add Pull up 8.2Kohm to +3.3V_ALW_PCH on PCH_RSMRST#_O	X00(0.2)
11	35	HW	8/27/2012	COMPAL	Back E4 JUSH pin out	JUSH1 back to 20pins.	X00(0.2)
12	51	HW	8/27/2012	AMD	Modify GPU power net	+VDDCI change to +GPU_CORE power net	X00(0.2)
13	48	HW	8/27/2012	COMPAL	Correct +1.35V_CPU_VDDQ Discharge net name	Modify R926.2 Net name to +1.35V_CPU_VDDQ	X00(0.2)
14	36	HW	8/27/2012	COMPAL	Update OZ777 ES2 symbol	U38 OZ777FJ2LN_QFN48P_6X6 symbol updated	X00(0.2)
15	38	HW	8/27/2012	COMPAL	Replace U7 SATA Repeater and U95 SATA/PCIE SW by U7 ASM1467 SATA/PCIE Repeater.	Modify U7 circuit	X00(0.2)
16	33,34	HW	9/4/2012	COMPAL	LAN LED support unobtrusive mode on System board	Modify Q325,Q326 LAN LED control circuit between LAN SW MB and MB CONN.	X00(0.2)
17	16	HW	8/27/2012	COMPAL	Base on EDS 1.0 Page 124 Modify SIO_SLP_LAN# to DSW Power rail	Modify SIO_SLP_LAN# RH80.1 to +PCH_VCCDSW3_3	X00(0.2)
18	37	HW	8/27/2012	COMPAL	Modify CPPE#, USB_MCARD1_DET# Pull up power rail to +3.3V_RUN	Modify CPPE# R737.2, USB_MCARD1_DET# R739.2 net name to +3.3V_RUN	X00(0.2)
19	29	HW	8/28/2012	DELL	Cost Down Concept	Replace(U21,U24)NOT Gate by(Q5, Q6)N-Channel MOSFET with Pull high resistor on CA_DET#	X00(0.2)
20	30	HW	8/28/2012	REALTEK	Codec AGND to DGND modify	Replace C981, C982, C983 0.1uf by R5,R6,R15 0ohm	X00(0.2)
21	50	ESD	8/29/2012	COMPAL	Reserve GPU_HOT# control by H_PROCHOT#	Reserve H_PROCHOT# with level shift circuit to control GPU_HOT#	X00(0.2)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Title	
EE P.I.R (1/4)	
Size	Document Number
LA-9411P	
Rev	1.0
Date:	Wednesday, April 10, 2013
Sheet	72
of	77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WHETHER THIS SHEET IS IN THE FORM OF A DRAWING, THE INFORMATION IT CONTAINS MAY BE DRAFT, OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S PRIOR WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
22	24	ME	8/30/2012	COMPAL	ME request	Change SW1 power switch to SN11100580L SKRBAAE010_4P~D	X00 (0.2)
23	45	HW	9/3/2012	DELL	GPIO MAP2.4	1. Assign ECE5048_TX at 5048 GPIOE1/TXD 2. Remove 1.8V_RUN_PWRGD across X5 at 5048 GPIOK2 pin B10. 3. Move USB_PWR_SHR_EN# to GPIOK2 pin B10 4. Free up 5048 GPIOG3 (DYN_TURB_PWR_ALRT#), de-populate R796	X00 (0.2)
24	35	HW	9/4/2012	COMPAL	Follow INTEL Check list 1.0 reserve JAPS1 pin4, 7 connection	1. Reserve JAPS1 PIN4 of R23 SIO_SLP_S5# and R17 +3.3V_ALW_PCH 2. Reserve JAPS1 PIN7 of R24 +3.3V_ALW	X00 (0.2)
25	46	HW	9/18/2012	COMPAL	Added a 0ohm at U51 VTR_ADC pin.	Added R839 0ohm between +3.3V_ALW and U51.A58 pin.	X01 (0.3)
26	47	HW	9/19/2012	INTEL	Stuff RTC cell can't power on issue	Reserve R1636 pull down resistor on PCH_RSMRST#_Q.	X01 (0.3)
27	20, 46	HW	9/24/2012	COMPAL	GPIO MAP2.5	1. Remove POA_WAKE# at 5075 VCI_INT3# pin B68 2. Remove FP_POA_EN at 5048 GPIOL7/PWM5 pin A44. 3. Rename LANWAKE# to EC_WAKE# at 5048 GPIOL5/PWM2 pin B1. 4. Add LANWAKE# connect to 5075 pin B27 5. Reserve 0ohm between LANWAKE# and EC_WAKE#	X01 (0.3)
28	11	HW	9/24/2012	COMPAL	HSW will internally power gate the VDDQ rail (+1.35V_CPU_VDDQ)	1. De-populated the +1.35V_CPU_VDDQ DC to DC circuit 2. add these two PJP5, PJP6 4x4mm Jumper between +1.35V_CPU_VDDQ and +1.35V_MEM power net.	X01 (0.3)
29	46	HW	9/24/2012	COMPAL	Follow CRB1.2 PECl circuit	De-populate PECl_EC_R C290 CAP.	X01 (0.3)
30	36	HW	9/24/2012	COMPAL	O2 Request	Add C802 0.1uF cap on SD_CD#.	X01 (0.3)
31	30	HW	10/03/2012	COMPAL	When no external power, it Sleeve will be floating mode and no reference GND.	Add AUD_NB_MUTE# to control Sleeve pin.	X01 (0.3)
32	16	HW	9/26/2012	COMPAL	Follow CRB, PCH_DPWROK circuit	Add RH120 100Kohm PD and close to PCH site.	X01 (0.3)
33	32	HW	9/26/2012	COMPAL	Follow EDS, Change USB30_SMI# (GPIO13) pull up power rail to +3.3V_ALW_PCH.	Change R514.1 to +3.3V_ALW_PCH	X01 (0.3)
34	38	HW	10/02/2012	Asmedia	Asmedia ASM1467 spec modify	1. Pin7 GND change DE_A 2. Pin6 Reserved change to GND 3. Pin16 MOSEL change to Reserved 4. Pin17 DE_A change to MOSEL	X01 (0.3)
35	27	HW	9/26/2012	COMPAL	Change EDP to LVDS converter solution to RTD2136R	1. Change U27 P/N:SA000067100(S IC RTD2136R-CG QFN 48P DP/LVDS CTRL) 2. Remove R102,R103 0ohms 3. Remove R107 4.7Kohm 4. Add R108 4.7Kohm 5. Remove U26 CAT24C64WI-GT3_SO8_EEROM	X01 (0.3)
36	28	HW	10/02/2012	COMPAL	Fix LCD T3 timing issue	Add R115 0ohm between LCD_ENVDD_CVT and U55.4 net to control +LCD_VDD power net.	X01 (0.3)
37	30	HW	10/04/2012	COMPAL	Reserve Support universal jack	1. C195,C196 4.7U_0603_6.3V6K~D 2. R198,R199 1K_0402_5% 3. R209,R210 4.7K_0402_5%~D 4. D11,D12 RB751VM-40TE-17_SOD323-2~D	X01 (0.3)
38	20, 35	HW	10/05/2012	COMPAL	GPIO MAP2.6	1. Add SMART_DET# on PCH GPIO15 and JUSH1 pin11. 2. Move EC_WAKE# from ECE5048[L]5 to MEC5075 GPIO52. 3. Add ECE5048_PWRGD to MEC5075 GPIO102 4. Add AND Gate of ECE5048_PWRGD, RUNPWROK to AND_PWRGD on ECE5048 A4 pin 5. Remove R842 pull up resistor	X01 (0.3)

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPALELECTRONICS, INC. TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OTHERS EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.

EE.P.I.R (2/4)

LA-9411P

Rev. 1.0

Date: Wednesday, April 10, 2013

Sheet 73 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
39	30	HW	10/08/2012	COMPAL	Remove IDT& TI Audio codec co-lay circuit	Remove IDT& TI Audio codec co-lay circuit	X01(0.3)
40	37	HW	10/08/2012	COMPAL	Remove +1.5V_RUN power rail on JMINI3 card	1. Remove +1.5V_RUN power rail on JMINI3 card of pin6, 28 and 48 2. Remove C619, C620 cap	X01(0.3)
41	54	HW	10/11/2012	COMPAL	Correct DGPU_PWR_EN# behavior	Add QV5	X01(0.3)
42	30	HW	10/11/2012	REALTEK	Follow Realtek recommend circuit	1. Change L91, 92, 93, 94 to R41, 42, 43, 44 0_0603_5%~D 2. Change C973, 974, 975, 76 1000P_0402_50V8-J 3. Change R1680, 1681, 1682, 1683 0_0402_5%~D	X01(0.3)
43	11	HW	10/25/2012	COMPAL	Follow CRB1.5 design	1. De-populate 10UF CC26,CC27,CC28,CC29,CC30,CC31,CC32,CC33 2. De-populate 22UF CC41,CC37,CC42,CC43,CC38,CC44,CC39,CC45,CC46 3. De-populate 330UF CC34	X01(0.3)
44	11	HW	10/25/2012	COMPAL	Support Deep SX mode	1. De-populate RH79 0_0402 2. Populate R802 0_0402	X01(0.3)
45	30	HW	12/25/2012	COMPAL	Follow Realtek recommend circuit	1. Change R1658,R1095 to jump 2. Change R1119 ,R1120 to 100K 3. Change R1677 R1679 to 9.1 ohm 4. Remove R25	X02(0.4)
46	50	HW	12/25/2012	COMPAL	Follow AMD recommend	Change GPU_HOT# pull high from 100K to 4.7K	X02(0.4)
47	28	HW	12/25/2012	COMPAL	Samsnug PANEL issue	Add pull down R1139 100K	X02(0.4)
48	20	HW	12/25/2012	COMPAL	TLS issue	Change RH229 from 200K to 1K	X02(0.4)
49	46	HW	12/25/2012	COMPAL	Follow DELL recommend	add 0ohm to short RUNPWROK and AND_PWRGD	X02(0.4)
50	36	HW	12/25/2012	COMPAL	Follow GPIO map rev 3.0C	SP TPM_LPC_EN reserve PCH GPIO22 to control	X02(0.4)
51	13,14	HW	12/25/2012	COMPAL	Follow CRB1.5 DDR RAM M1&M3 circuit	Reserve circuit to control 1.+SA_DIMM1_VREFDQ ,+SA_DIMM2_VREFDQ 2.+SM_VREF_DIMM 3.DDR3_DRAMRST#_R	X02(0.4)
52	30	HW	12/25/2012	COMPAL	Follow ESD	Remove D83,D23,D8,D37,DE1&DE2	X02(0.4)
53	36	HW	03/28/2013	COMPAL	Follow O2 recommend	add R493 on SD_CD#	A00(1.0)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE COPIED OR TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OTHER THAN THE ADDRESSEES OR THEIR EMPLOYEES, CONTRACTORS, AGENTS, OR ASSOCIATES, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

	Compal Electronics, Inc.	
	Title: EE P.I.R (3/4)	
Size	Document Number	Rev.
LA-9411P		1.0
Date: Wednesday, April 10, 2013	Sheet	74 of 77

Version Change List (P. I. R. List)

Page 1

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	66	+GPU_CORE	8/29	AMD	GPU_CORE merged with one of AMD Chip power rail - VDDCI	Delete VDDCI Power rail page	X00 (0.2)
2	60	+DC_IN	8/29	Compal	ESD Team change solution	Change PD1 PD2 Solution	X00 (0.2)
3	68	Charger for DSC	8/29	Compal	SMBus connection is wrong	Swap net CHARGER_SMBDAT and CHARGER_SMBCLK	X00 (0.2)
4	67	+VGA_PCIE/ +1.8V_RUN_GFX	8/29	Compal	DGPU_PWR_EN signal pull high voltage net is wrong	Change PR692 Pin1 net from +3.3V_ALW to +3.3V_RUN	X00 (0.2)
5	61	3VALWP/5VALWP	8/29	Compal	Find tune 3V/5V OCP setting	Change PR105 from 110k to 115k for 3.3V Change PR106 from 82.5k to 86.6k for 5V	X00 (0.2)
6	62	1.35V/0.675VSP	8/29	Compal	Change Enable signal from SIO_SLP_S4# to SUS_ON by HW request	Pop PR210 and depop PR206	X00 (0.2)
7	63	1.05VSP	8/29	Compal	Fint tune 1.05VSP OCP setting	Change PR302 from 64.9k to 68.1k	X00 (0.2)
8	65	VCORE_ISL95812 for QC	8/29	Compal	Fint tune DC loadline	Change PR537 from 2.55k to 2.37k	X00 (0.2)
9	66	+GPU_CORE	8/29	AMD	Adjust OCP setting for +GPU_CORE merge with VDDCI	Change PR659 from 787 to 1.37k	X00 (0.2)
10	66	+GPU_CORE	8/29	AMD	Adjust initial voltage from 1.125V to 0.85V	Pop PR602 PR604 PR608 PR605 PR610 PR612 Depop PR606 PR611 PR613 PR601 PR603 PR609	X00 (0.2)
11	65	VCORE_ISL95812 for QC	9/25	Compal	Fint tune DC loadline	Change PR535 from 475ohm to 511ohm Change PR537 from 2.37k to 2.55k	X01 (0.3)
12	65	VCORE_ISL95812 for QC	9/25	INTERSIL	Change schematic setting for new version IC (Rev3p0)	Change PR529 from 0 to 6.04k Change PR512 from 21k to 16.9k Change PR507 from 49.9k to 21k Change PR509 from 34k to 3.24k	X01 (0.3)
13	65	VCORE_ISL95812 for QC	9/25	Compal	Fint tune IMON	Change PR521 from 90.9k to 100k	X01 (0.3)
14	68	Charger for DSC	9/28	TI	Schematic setting for charger IC	Change PR722 from 0 to 4.02k	X01 (0.3)
15	69	Selector	9/28	Compal	Can not power on with only slice battery	Add PD819 and DOCK_SMB_ALERT# control signal	X01 (0.3)
16	69	Selector	9/28	Compal	Turn on DOCK_PWR_BAR NVDC blocking MOSFET(PQ815) to charge and discharge slice battery	Add PR882 and SLICE_BAT_PRES# control signal to replace SLICE_PREF_EN EC signal	X01 (0.3)
17	69	Selector	9/28	Compal	Turn off DOCK_PWR_BAR NVDC blocking MOSFET(PQ815) when AC connect to other NB or DOCK	Add PR886 PR887 and DOCK_DET# control signal to replace SLICE_PREF_EN EC signal	X01 (0.3)
18	60	+DC_IN	10/8	Compal	Reserve circuit for droop module battery function	Reserve PQ7 PD7 PR26 PC17 location	X01 (0.3)
19	69	Selector	10/8	Compal	Reserve circuit for droop module battery function	Reserve PR888 PR890 PR892 location	X01 (0.3)



Compal Electronics, Inc.

PWR_PIR 1

LA-9411P

Rev. 0.4

Date: Wednesday, April 10, 2013

Sheet 75 of 77

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMMERICAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OTHERS, IN WHOLE OR IN PART, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

WWW.Vinamfix.VN

Version Change List (P. I. R. List)

Page 2

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
20	69	Selector	10/8	Compal	Abnormal waveform in PBAT_PRES# when remove battery	Change PD811 and PD804 location	X01 (0.3)
21	69	Selector	10/8	Compal	Avoid voltage appearing at the docking connector when either slice battery or E-Dock is not connected to notebook	Add PQ826	X01 (0.3)
22	65	VCORE_ISL95812 for QC	10/8	Compal	Remove the 1.05V_0.8V_PWROK connection by HW request	Delete PR517	X01 (0.3)
23	63	1.05VSP	10/8	Compal	Remove the 1.5V_RUN_PWRGD connection by HW request	Delete net 1.5V_RUN_PWRGD	X01 (0.3)
24	68	Charger for DSC	10/11	Compal	Reserve circuit for system throttling switching from AC to DC if droop module battery function	Reserve PU704 PC733 PR748 PQ710 PQ708 location	X01 (0.3)
25	60	+DC_IN	11/20	Dell	Reserve module battery connector circuit for droop module battery function	De-pop MBATT1 PC2 PR4 PR3 PR5 PL1 PR2 PD1 PC1 PJP1	X02 (0.4)
26	60	+DC_IN	11/20	Dell	Add Main battery control signal circuit for droop module battery function	Pop PQ7 (DMG2301U-7) PD7 (SDMK0340L-7-F) PC17 (1500pF) PR26 (0 ohm)	X02 (0.4)
27	60	+DC_IN	11/20	Compal	Reserve +PWR_SRC to +PWR_SRC_S Circuit by HW request	De-pop PQ3 PQ5 PR21 PC15 PR24 PR19 PR17 PC6 PC7	X02 (0.4)
28	60	+DC_IN	11/20	Compal	Change EMI solution by EMI request	Delete PL6 PD6 and add PJP4	X02 (0.4)
29	68	Charger for DSC	11/20	Dell	Add circuit for CPU freq to LFM mode when heavy loading plug out AC, because this function is built in module battery function controller IC - CD3302, droop module battery will not use CD3302 controller.	Pop PU704 (74AHC1G08GW) PC733 (0.1uF) PQ710 (DMN65D8LW-7) PR748 (100K)	X02 (0.4)
30	68	Charger for DSC	11/20	Compal	Use one dual N package part to replace two NPN Mosfet	Change PQ707 PQ708 from DMN65D8LW-7 to DMN66D0LDW-7 (PQ707A PQ707B)	X02 (0.4)
31	69	Selector	11/20	Dell	Reserve module battery circuit about trigger PROCHOT# when active battery is removed from system.	De-pop PU802 PC802 PU803 PC804 Pop PR888 (0 ohm)	X02 (0.4)
32	69	Selector	11/20	Dell	Reserve controller - CD3302 solution for droop module battery circuit	De-pop PU808 PR834 PR837 PR842 PR848 PR851 PR853 PR856 PC814 PR861 PR865 PR867 PR871 PR873 PR876 PR836 PR841 PR845 PR852 PQ910 PR880 PR878 PR879	X02 (0.4)
33	69	Selector	11/20	Dell	Reserve mdule battery charging and discharging path circuit	De-pop PQ808 PD803 PR800 PR803 PR805 PD804 PD805 PQ803 PD801 PQ804 PR809 PC800 PR806 PD802 PD809	X02 (0.4)
34	69	Selector	11/20	Dell	Change battery control signal for droop module battery function	De-pop PD812 PR889 PR891 Pop PR890 (0 ohm) PR892 (0 ohm)	X02 (0.4)
35	69	Selector	11/20	Compal	Change Main source for EOL issue.	Change PQ801 PQ814 PQ822 PQ823 from FDN338P_G to NTR4502PT1G	X02 (0.4)

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.	
PWR_PIR 2	
Title	Document Number
LA-9411P	
Size	Rev.
0.4	
Date:	Wednesday, April 10, 2013
Sheet	76 of 77

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPALELECTRONICS, INC. AND CONTAINS COMMERICAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPALELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OTHERS, IN WHOLE OR IN PART, WITHOUT PRIOR WRITTEN CONSENT OF COMPALELECTRONICS, INC.

www.Vinamfix.vn

Version Change List (P. I. R. List)

Page 3

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
36	69	Selector	11/20	Compal	Use one dual diode package part to replace two discrete diode part	Change PD810 PD814 PD813 PD816 PD815 PD817 from SDMK0340L-7-F to BAT54CW (PD814 PD816 PD817)	X02 (0.4)
37	70	PROCESSOR DECOUPLING	11/20	Compal	Move GPU Core output MLCC cap to power side by HW request	Change CV172 CV174 CV175 CV183 location to PCV172 PCV174 PCV175 PCV183	X02 (0.4)
38	68	Charger for DSC	11/20	Compal	Change bootstrap resistor size	Change PR715 size from 0402 to 0603	X02 (0.4)
39	69	Selector	11/20	Compal	Use one package part to replace dual n package part	Change PQ802 from DMN66D0LDW-7 to DMN65D8LW-7	X02 (0.4)
40	65	VCORE_ISL95812 for QC	12/25	Compal	VCCIO_OUT 6KHz noise issue. Request by H.W.	Add PC548 (1uF)	X02 (0.4)
41	65	VCORE_ISL95812 for QC	12/25	INTERSIL	Fine tune Iout accuracy	Change PR535 from 511 Ohm to 470 Ohm. Change PR521 from 100kOhm to 100kOhm. Change PC500 from 0.01uF to 1000pF. Change PC539,PC540,PC544 from 0.22uF to 0.022uF. Change PR510,PR538,PR553 from 10kOhm to 100kOhm. Add PR558 (4.3M Ohm)	X02 (0.4)
42	68	Charger for DSC	12/25	TI	For Input current sense stabilize	Change PC703 from 0.1uF to 1uF	X02 (0.4)
43	68	Charger for DSC	12/25	TI	Change cell pin pull high reference voltage from +3.3V_ALW to BQ24715_REGN	Depop PR720 and pop PR746	X02 (0.4)
44	60	+DC_IN	12/25	Compal	GPIO net - AC_DIS# is high active. Corrent net name.	Change PQ6A pin.5 net name from AC_DIS# to AC_DIS.	X02 (0.4)
45	69	Selector	12/25	Compal	GPIO net - AC_DIS# is high active. Corrent net name.	Change PR828 pin1 net name from AC_DIS# to AC_DIS.	X02 (0.4)
46	68	Charger for DSC	1/7	Compal	Reserve input cap location for input voltage overshoot issue. This issue fix in PG1.3	Reserve PC734 PC735	X02 (0.4)
47	68	Charger for DSC	1/7	Compal	IAC peaks with VCORE EMI bead (PL504). reaches 8 A, triggers PROCHOT	Reserve PC736 PC737 PC738	X02 (0.4)
48	68	Charger for DSC	1/7	DELL	AC+ E5 Battery will not active H_PROCHOT funtion	Add PR749 and EC signal	X02 (0.4)
49	60	+DC_IN	2/6	Compal	Change PD2 material by ESD team request.	Change PD2 material and add PD4.	X02 (0.5)
50	69	Selector	2/6	Compal	To avoid +DOCK_PWR_BAR leakage voltage when system only with main battery	Add PD821 PQ820 PR896 PR897 PQ830 PC818 PU809	X02 (0.5)

DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc. PWR_PIR 3 Size Document Number Rev. 0.4 LA-9411P Date: Wednesday, April 10, 2013 Sheet 77 of 77
---	---

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPALELECTRONICS, INC. TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OTHER THAN THE CUSTODIAN FOR ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.