

# A Memory-Bounded, Deterministic and Terminating Semantics for the Synchronous Programming Language CÉU

Rodrigo C. M. Santos  
PUC-Rio, Brazil  
rsantos@inf.puc-rio.br

Guilherme F. Lima  
PUC-Rio, Brazil  
glima@inf.puc-rio.br

Francisco Sant'Anna  
UERJ, Brazil  
francisco@ime.uerj.br

Roberto Ierusalimsky  
PUC-Rio, Brazil  
roberto@inf.puc-rio.br

Edward H. Haeusler  
PUC-Rio, Brazil  
hermann@inf.puc-rio.br

## Abstract

CÉU is a synchronous programming language for embedded soft real-time systems. It focuses on control-flow safety features, such as safe shared-memory concurrency and safe abortion of lines of execution, while enforcing memory-bounded, deterministic, and terminating reactions to the environment. In this work, we present a small-step structural operational semantics for CÉU and a proof that reactions have the properties enumerated above: that for a given arbitrary timeline of input events, multiple executions of the same program always react in bounded time and arrive at the same final finite memory state.

**Keywords** Determinism, Termination, Operational semantics, Synchronous languages

## 1 Introduction

CÉU [18, 20] is a Esterel-based [9] programming language for embedded soft real-time systems that aims to offer a concurrent, safe, and expressive alternative to C with the characteristics that follow:

**Reactive:** code only executes in reactions to events.

**Structured:** programs use structured control mechanisms, such as `await` (to suspend a line of execution), and `par` (to combine multiple lines of execution).

**Synchronous:** reactions run atomically and to completion on each line of execution, i.e., there's no implicit pre-emption or real parallelism.

Structured reactive programming lets developers write code in direct style, recovering from the inversion of control imposed by event-driven execution [1, 14, 17]. Synchronous languages offer a simple run-to-completion execution model that enables deterministic execution and make formal reasoning tractable. For this reason, it has been successfully adopted in safety-critical real-time embedded systems [3].

Previous work in the context of embedded sensor networks evaluates the expressiveness of CÉU in comparison to event-driven code in C and attests a reduction in source code size (around 25%) with a small increase in memory usage

(around 5–10%) [20]. CÉU has also been used in the context of multimedia systems [21] and games [19].

CÉU inherits the synchronous and imperative mindset of Esterel but adopts a simpler semantics with fine-grained execution control. The list that follows summarizes the semantic peculiarities of CÉU [18]:

- Fine-grained, intra-reaction deterministic execution, which makes CÉU fully deterministic.
- Stack-based execution for internal events, which provides a limited but memory-bounded form of subroutines.
- Finalization mechanism for lines of execution, which makes abortion safe with regard to external resources.
- First-class timers with dedicated syntax, which provides automatic synchronization for multiple timers running simultaneously.

In this work, we present a formal small-step structural operational semantics for CÉU and prove that it enforces memory-bounded, deterministic, and terminating reactions to the environment, i.e., that for a given arbitrary timeline of input events, multiple executions of the same program always react in bounded time and arrive at the same final finite memory state. Conceiving a formal semantics for CÉU leads to a number of capabilities and outcomes as follows:

1. Understanding, finding corner cases, and stabilizing the language. After the semantics was complete and discussed in extent in our group, we found a critical bug in the order of execution of statements.
2. Explaining core aspects of the language in a reduced, precise, and unambiguous way. This is particularly important when comparing languages that are similar in the surface (e.g., CÉU and Esterel).
3. Implementing the language. A small-step operational semantics describes an abstract machine that is close to a concrete implementation. The current implementation of the CÉU scheduler is based on the formal semantics presented in this paper.
4. Proving properties for particular or all programs in the language. For instance, in this work, we prove that all

programs in Céu are memory bounded, deterministic, and react in finite time.

The last item is particularly important in the context of constrained embedded systems:

**Memory Boundedness:** At compile time, we can ensure that the program fits in the device’s restricted memory and that it will not grow unexpectedly during runtime.

**Deterministic Execution:** We can simulate an entire program execution providing an input history with the guarantee that it will always have the same behavior. This can be done in negligible time in a controlled development environment before deploying the application to the actual device (e.g., by multiple developers in standard desktops).

**Terminating Reactions:** Real-time applications must guarantee responses within specified deadlines. A terminating semantics enforces upper bounds for all reactions and guarantees that programs always progress with the time.

The rest of the paper is organized as follows: Section 2 is a review of the main characteristics of Céu based on previous work [18, 20], namely deterministic event-driven execution, safe shared-memory concurrency, abortion and finalization for concurrent lines of execution, and first-class synchronized timers. Section 3 proposes a formal small-step operational semantics for Céu that encompasses all peculiarities of the language. Section 4 presents the proofs for the properties of memory boundedness, deterministic execution, and terminating reactions, which apply to all programs in Céu. Section 5 compares the semantics of Céu with related synchronous languages. Section 6 concludes the paper.

## 2 Céu

Céu [18, 20] is a synchronous reactive language in which programs evolve in a sequence of discrete reactions to external events. It is designed for control-intensive applications, supporting concurrent lines of execution, known as *trails*, and instantaneous broadcast communication through events. Computations within a reaction (such as expressions, assignments, and system calls) are also instantaneous considering the synchronous hypothesis [10]. Céu provides an `await` statement that blocks the current running trail allowing the program to execute its other trails; when all trails are blocked, the reaction terminates and control returns to the environment.

In Céu, every execution path within loops must contain at least one `await` statement to an external input event [6, 20]. This restriction, which is statically checked by the compiler, ensures that every reaction runs in bounded time, eventually terminating with all trails blocked in `await` statements. Céu has an additional restriction, which it shares with Esterel and synchronous languages in general [4]: computations that take a non-negligible time to run (e.g., cryptography or image

---

```
// Declarations
input <type> <id>; // declares an external input event
event <type> <id>; // declares an internal event
var <type> <id>; // declares a variable

// Event handling
<id> = await <id>; // awaits event and assigns the received value
emit <id>(<expr>); // emits event passing a value

// Control flow
<stmt> ; <stmt> // sequence
if <expr> then <stmt> else <stmt> end // conditional
loop do <stmt> end // repetition
every <id> in <id> do <stmt> end // event iteration
finalize [<stmt>] with <stmt> end // finalization

// Logical parallelism
par/or do <stmt> with <stmt> end
// aborts if any side ends
par/and do <stmt> with <stmt> end
// terminates if all sides end

// Assignment & Integration with C
<id> = <expr>; // assigns a value to a variable
_(<id>)(<exprs>) // calls a C function (id starts with '_')
```

---

**Listing 1.** The concrete syntax of Céu.

processing algorithms) violate the zero-delay hypothesis, and thus cannot be directly implemented.

Listing 1 shows a compact reference of Céu.

Listing 2 shows a complete example in Céu that toggles a LED whenever a radio packet is received, terminating on a button press always with the LED off. The program first declares the `BUTTON` and `RADIO_RECV` as input events (ln 1–2). Then, it uses a `par/or` composition to run two activities in parallel: a single-statement trail that waits for a button press before terminating (ln 4), and an endless loop that toggles the LED on and off on radio receives (ln 9–14). The `finalize` clause (ln 6–8) ensures that, no matter how its enclosing trail terminates, the LED will be unconditionally turned off (ln 7).

The `par/or` composition, which stands for a *parallel-or*, provides an orthogonal abortion mechanism [4] in which its composed trails do not know when and how they are aborted (i.e., abortion is external to them). The finalization mechanism extends orthogonal abortion to activities that use stateful resources from the environment (such as files and network handlers), as we discuss in Section 2.3.

In Céu, any identifier prefixed with an underscore (e.g., `_led`) is passed unchanged to the underlying C compiler. Therefore, access to C is straightforward and syntactically traceable. To ensure that programs operate under the synchronous hypothesis, the compiler environment should only provide access to C operations that can be assumed to be

instantaneous, such as non-blocking I/O and simple data structure accessors.<sup>1</sup>

```

1 input void BUTTON;
2 input void RADIO_RECV;
3 par/or do
4     await BUTTON;
5 with
6     finalize with
7         _led(0);
8     end
9     loop do
10         _led(1);
11         await RADIO_RECV;
12         _led(0);
13         await RADIO_RECV;
14     end
15 end

```

**Listing 2.** A CÉU program that toggles a LED on receive, terminating on a button always with the LED off.

## 2.1 External and Internal Events

CÉU defines time as a discrete sequence of reactions to unique external input events received from the environment. Each input event delimits a new logical unit of time that triggers an associated reaction. The life-cycle of a program in CÉU can be summarized as follows [20]:

- (i) The program initiates a “boot reaction” in a single trail (parallel constructs may create new trails).
- (ii) Active trails execute until they await or terminate, one after another. This step is called a *reaction chain*, and always runs in bounded time.
- (iii) When all trails are blocked, the program goes idle and the environment takes control.
- (iv) On the occurrence of a new external input event, the environment awakes *all* trails awaiting that event, and the program goes back to step (ii).

A program must react to an event completely before handling the next one. By the synchronous hypothesis, the time the program spends in step (ii) is conceptually zero (in practice, negligible). Hence, from the point of view of the environment, the program is always idle on step (iii). In practice, if a new external input event occurs while a reaction executes, the event is saved on a queue, which effectively schedules it to be processed in a subsequent reaction.

### 2.1.1 External Events and Discrete Time

The sequential processing of external input events induces a discrete notion of time in CÉU, as illustrated in Figure 1. The continuous timeline shows an absolute reference clock with

<sup>1</sup> The actual implementation of CÉU supports a command-line option that accepts a white list of library calls. If a program tries to use a function not in the list, the compiler raises an error.

“physical timestamps” for the event occurrences (e.g., event C occurs at 17ms521us). The discrete timeline shows how the same occurring events fit in the logical notion of time of CÉU. The boot reaction `boot-0` happens before any input, at program startup. Event A “physically” occurs during `boot-0` but, because time is discrete, its corresponding reaction only executes afterwards, at logical instant A-1. Similarly, event B occurs during A-1 and its reaction is postponed to execute at B-2. Event C also occurs during A-1 but its reaction must also wait for B-2 to execute and so it is postponed to execute at C-3. Finally, event D occurs during an idle period and can start immediately at D-4.


Unique input events imply mutually exclusive reactions, which execute atomically and never overlap. Automatic mutual exclusion is a prerequisite for deterministic reactions as we discuss in Section 3.

In practice, the synchronous hypothesis for CÉU holds if reactions execute faster than the rate of incoming input events. Otherwise, the program would continuously accumulate delays between physical occurrences and actual reactions for the input events. Considering the context of soft real-time systems, postponed reactions might be tolerated as long as they are infrequent and the application does not take too long to catch up with real time. Note that the synchronous semantics is also the norm in typical event-driven systems, such as event dispatching in UI toolkits, game loops in game engines, and clock ticks in embedded systems.

### 2.1.2 Internal Events as Subroutines

In CÉU, queue-based processing of events applies only to external input events, i.e., events submitted to the program by the environment. Internal events, which are events generated internally by the program via `emit` statements, are processed in a stack-based manner. Internal events provide a fine-grained execution control, and, because of their stack-based processing, can be used to implement a limited form of subroutines, as illustrated in Listing 3.

In the example, the “subroutine” `inc` is defined as an event iterator (ln 4–6) that continuously awaits its identifying event (ln 4), and increments the value passed by reference (ln 5). A trail in parallel (ln 8–11) invokes the subroutine through two consecutive `emit` statements (ln 9–10). Given the stack-based execution for internal events, as the first `emit` executes, the calling trail pauses (ln 9), the subroutine



**Figure 1.** The discrete notion of time in CÉU.

awakes (ln 4), runs its body (yielding  $v=2$ ), iterates, and awaits the next “call” (ln 4, again). Only after this sequence does the calling trail resumes (ln 9), makes a new invocation (ln 10), and passes the assertion test (ln 11).

```

1 event int* inc;           // declares subroutine "inc"
2 par/or do
3   var int* p;
4   every p in inc do // implements "inc" as event iterator
5     *p = *p + 1;
6   end
7 with
8   var int v = 1;
9   emit inc(&v);        // calls "inc"
10  emit inc(&v);         // calls "inc"
11  _assert(v==3);        // asserts result after the two returns
12 end

```

**Listing 3.** A “subroutine” that increments its argument.

CÉU also supports nested `emit` invocations, e.g., the body of the subroutine `inc` (ln 5) could `emit` an event targeting another subroutine, creating a new level in the stack. We can think of the stack as a record of the nested, fine-grained internal reactions that happen inside the same outer reaction to a single external event.

This form of subroutines has a significant limitation that it cannot express recursion, since an `emit` to itself is always ignored as a running trail cannot be waiting on itself. That being said, it is this very limitation that brings important safety properties to subroutines. First, they are guaranteed to react in bounded time. Second, memory for locals is also bounded, not requiring data stacks.

At first sight, the constructions “every  $e$  do  $\langle \dots \rangle$  end” and “loop do await  $e$ ;  $\langle \dots \rangle$  end” seem to be equivalent. However, the `loop` variation would not compile since it does not contain an external input `await` ( $e$  is an internal event). The `every` variation compiles because event iterators have an additional syntactic restriction that they cannot contain `break` or `await` statements. This restriction guarantees that an iterator never terminates from itself and, thus, always awaits its identifying event, essentially behaving as a safe blocking point in the program. For this reason, the restriction that execution paths within loops must contain at least one external `await` is extended to alternatively contain an `every` statement.

## 2.2 Shared-Memory Concurrency

Embedded applications make extensive use of global memory and shared resources, such as through memory-mapped registers and system calls to device drivers. Hence, an important goal of CÉU is to ensure a reliable behavior for programs with concurrent lines of execution sharing memory and interacting with the environment.

In CÉU, when multiple trails are active in the same reaction, they are scheduled in lexical order, i.e., in the order they

appear in the program source code. For instance, consider the examples in Figure 2, both defining shared variables (ln 3), and assigning to them in parallel trails (ln 6,9).

In Listing 4, the two assignments to  $x$  can only execute in reactions to different events  $A$  and  $B$  (ln 5,8), which cannot occur simultaneously by definition. Hence, for the sequence of events  $A \rightarrow B$ ,  $x$  becomes 4  $((1+1)*2)$ , while for  $B \rightarrow A$ ,  $x$  becomes 3  $((1*2)+1)$ .

In Listing 5, the two assignments to  $y$  are simultaneous because they execute in reaction to the same event  $A$ . Since CÉU employs lexical order for intra-reaction statements, the execution is still deterministic, and  $y$  always becomes 4  $((1+1)*2)$ . However, note that an apparently innocuous change in the order of trails modifies the behavior of the program. To mitigate this threat, CÉU performs concurrency checks at compile time to detect conflicting accesses to shared variables: if a variable is written in a trail segment, then a concurrent trail segment cannot access that variable [20]. Nonetheless, the static checks are optional and are not a prerequisite for the deterministic semantics of the language.

## 2.3 Abortion and Finalization

The `par/or` of CÉU is an orthogonal abortion mechanism because the two sides in the composition need not be tweaked with synchronization primitives nor state variables to affect each other. In addition, abortion is *immediate* in the sense that it executes atomically inside the current micro reaction. Immediate orthogonal abortion is a distinctive feature of synchronous languages and cannot be expressed effectively in traditional (asynchronous) multi-threaded languages [4, 15].

However, aborting lines of execution that deal with resources may lead to inconsistencies. Therefore, CÉU provides a `finalize` construct to unconditionally execute a series of statements even if the enclosing block is externally aborted.

CÉU also enforces, at compile time, the use of `finalize` for system calls that deal with pointers representing resources,

|   |  |
|---|--|
| <pre> input void A; input void B; var int x = 1; par/and do   await A;   x = x + 1; with   await B;   x = x * 2; end </pre> | <pre> 1 input void A; 2 // (empty line) 3 var int y = 1; 4 par/and do 5   await A; 6   y = y + 1; 7 with 8   await A; 9   y = y * 2; 10 end </pre> |
|---|--|

**Listing 4.**

**Listing 5.**

**Figure 2.** Shared-memory concurrency in CÉU: Listing 4 is never concurrent because the trails access  $x$  atomically in different reactions; Listing 5 is concurrent, but still deterministic, because both trails access  $y$  atomically in the same reaction.



as illustrated in the two examples of Figure 8. If CéU *passes* a pointer to a system call (Listing 14, ln 5), the pointer represents a *local* resource (ln 2) that requires finalization (ln 7). If CéU *receives* a pointer from a system call return (Listing 15, ln 4), the pointer represents an *external* resource (ln 2) that requires finalization (ln 6).

CéU tracks the interaction of system calls with pointers and requires finalization clauses to accompany them. In Listing 14, the local variable `msg` (ln 2) is an internal resource passed as a pointer to `_send` (ln 5), which is an asynchronous call that transmits the buffer in the background. If the block aborts (ln 11) before receiving an acknowledge from the environment (ln 9), the local `msg` goes out of scope and the external transmission now holds a *dangling pointer*. The finalization ensures that the transmission also aborts (ln 7). In Listing 15, the call to `_fopen` (ln 4) returns an external file resource as a pointer. If the block aborts (ln 12) during the `await A` (ln 9), the file remains open as a *memory leak*. The finalization ensures that the file closes properly (ln 6). In both cases, the code does not compile without the `finalize`.<sup>2</sup>

The finalization mechanism of CéU is fundamental to preserve the orthogonality of the `par/or` construct since the clean up code is encapsulated in the aborted trail itself.

## 2.4 First-Class Timers

Embedded systems typically rely on activities that react to *wall-clock time*<sup>3</sup>, such as timeout watchdogs and periodic sensor readings [7]. CéU supports wall-clock timers through the `await` statement [18], as illustrated in Listing 4. The `await` blocks the current running trail for the specified amount of time (ln 2,4).

<sup>2</sup>The compiler only forces the programmer to write the finalization clause, but cannot check if it actually handles the resource properly.

<sup>3</sup> By wall-clock time we mean the passage of time from the real world, measured in hours, minutes, etc.

|                        |    |                      |
|------------------------|----|----------------------|
| <b>par/or do</b>       | 1  | <b>par/or do</b>     |
| <b>var</b> _msg_t msg; | 2  | <b>var</b> _FILE* f; |
| <...> // prepare msg   | 3  | <b>finalize</b>      |
| <b>finalize</b>        | 4  | f = _fopen(...);     |
| _send(&msg);           | 5  | <b>with</b>          |
| <b>with</b>            | 6  | _fclose(f);          |
| _cancel(&msg);         | 7  | <b>end</b>           |
| <b>end</b>             | 8  | _fwrite(..., f);     |
| <b>await</b> SEND_ACK; | 9  | <b>await</b> A;      |
| <b>with</b>            | 10 | _fwrite(..., f);     |
| <...>                  | 11 | <b>with</b>          |
| <b>end</b>             | 12 | <...>                |
|                        | 13 | <b>end</b>           |

**Listing 6.** Local resource. **Listing 7.** External resource.

**Figure 3.** CéU enforces the use of finalization to prevent dangling pointers and memory leaks.

|                    |   |                             |
|--------------------|---|-----------------------------|
| <b>var</b> int v;  | 1 | <b>par/or do</b>            |
| <b>await</b> 10ms; | 2 | <b>await</b> 10ms;          |
| v = 1;             | 3 | <...> // non awaiting stmts |
| <b>await</b> 1ms;  | 4 | <b>await</b> 1ms;           |
| v = 2;             | 5 | v = 1;                      |
|                    | 6 | <b>with</b>                 |
|                    | 7 | <b>await</b> 12ms;          |
|                    | 8 | v = 2;                      |
|                    | 9 | <b>end</b>                  |

**Listing 8.** Wall-clock **Listing 9.** Synchronized timers. `await`.

**Figure 4.** First-class timers in CéU.

However, underlying system timers do not activate programs immediately with zero delay due to intrinsic overhead, such as OS scheduling, interrupts with higher priorities, or even losses due to clock resolutions. We define the difference between a requested timeout and the actual expiring time as the *residual delta time* (*delta*). Without explicit manipulation, the recurrent use of timed activities in a row (or in a loop) may accumulate a considerable amount of deltas that can lead to incorrect behavior in programs.

CéU handles deltas automatically, as illustrated in Listing 8. Suppose that after the first `await 10ms` request (ln 2), the underlying system gets busy and takes 15ms to notify CéU. The scheduler will notice that the `await` has not only already expired, but is delayed with `delta=5ms`. The awaiting trail awakes, sets `v=1` (ln 3), and then invokes `await 1ms` (ln 4). Notice that non-awaiting statements are considered to take no time in the synchronous model (e.g, ln 3). Since the current delta is still higher than the requested timeout (i.e. `5ms > 1ms`), the trail is rescheduled for execution, now with `delta=4ms`.

Delta compensation also makes timers in parallel to be perfectly synchronized. In the example in Listing 9, although the scheduler cannot guarantee that the first trail terminates exactly in 11ms (ln 2,4), it can at least ensure that it terminates before the second trail (yielding `v=1`), because `10 + 1 < 12`. A similar program in a language without first-class support for timers would depend on the execution timings for the code marked as `<...>` (ln 3), making the reasoning about the execution behavior more difficult.

## 3 Formal Semantics of CéU

In this section, we introduce a reduced, abstract syntax for CéU and present an operational semantics that formalizes the behavior of its programs. The semantics deals only with the control aspects of CéU. Side-effects and system calls are encapsulated in a memory access primitive and are assumed to behave like in conventional imperative languages.

|   |                                  |
|---|----------------------------------|
| $P ::= \text{mem}(id)$                                  | <i>any memory access to “id”</i> |
| $\text{await}_{\text{ext}}(id)$                         | <i>await external event “id”</i> |
| $\text{await}_{\text{int}}(id)$                         | <i>await internal event “id”</i> |
| $\text{emit}_{\text{int}}(id)$                          | <i>emit internal event “id”</i>  |
| $\text{break}$  | <i>loop escape</i>               |
| $\text{if mem}(id) \text{ then } P_1 \text{ else } P_2$ | <i>conditional</i>               |
| $P_1 ; P_2$   | <i>sequence</i>                  |
| $\text{loop } P_1$                                      | <i>repetition</i>                |
| $\text{every } id \text{ } P_1$                         | <i>event iteration</i>           |
| $P_1 \text{ and } P_2$                                  | <i>par/and</i>                   |
| $P_2 \text{ or } P_2$                                   | <i>par/or</i>                    |
| $\text{fin } P$   | <i>finalization</i>              |
| $P_1 @\text{loop } P_2$                                 | <i>unwinded loop</i>             |
| $P_1 @\text{and } P_2$                                  | <i>unwinded par/and</i>          |
| $P_1 @\text{or } P_2$                                   | <i>unwinded par/or</i>           |
| $@\text{canrun}(n)$                                     | <i>can run on stack level n</i>  |
| $@\text{nop}$   | <i>terminated program</i>        |

Figure 5. The abstract syntax of CÉU.

### 3.1 Abstract Syntax

Figure 5 defines the syntax of a subset of CÉU that is sufficient to describe all peculiarities of the language. The  $\text{mem}(id)$  primitive represents a read or write to the memory location identified by  $id$ .<sup>4</sup> Following the synchronous hypothesis,  $\text{mem}$  statements and expressions are considered to be atomic and instantaneous.

### 3.2 Concrete Language Mapping

Although the abstract syntax presented in Figure 5 is similar to the concrete language in Listing 1, there are some significant mismatches between CÉU and the formal semantics that require some clarification.

Also note that the  $@$ -statements do not exist in the concrete language and are results of expansions in the transition rules to be presented in Section 3.3.

#### 3.2.1 await and emit

The  $\text{await}$  and  $\text{emit}$  primitives of CÉU are slightly more complex in comparison to the formal semantics, as they support communication of values between emits and awaits.

Figure 6 shows a translation that adds a variable to hold the value in the communication. The original code in Listing 10 declares an internal event  $e$  (ln 2) and has an  $\text{await}$  (ln 4) and  $\text{emit}$  (ln 10) to communicate the value 1 between the trails in parallel. The translation in Listing 11 declares an additional shared variable  $e_*$  (ln 1) to hold the emitted value (ln 9), which can be accessed by the awaking trail (ln 5).

External events require a similar translation, i.e., each event needs a corresponding global variable shared between all awaiting trails.

<sup>4</sup>Although the same symbol  $id$  is used in their definition,  $\text{mem}$ ,  $\text{await}_{\text{ext}}$ ,  $\text{await}_{\text{int}}$  and  $\text{emit}_{\text{int}}$  do not share identifiers: any identifier is either a variable, an external event, or an internal event.

|  |  |
|--|--|
| <pre> event int e; par/or do   var int v = await e;    &lt;...&gt; with   &lt;...&gt;    emit e(1); end </pre> | <pre> 1 var int e_; 2 event int e; 3 par/or do 4   await e; 5   var int v = e_; 6   &lt;...&gt; 7 with 8   &lt;...&gt; 9   e_ = 1; 10  emit e; 11 end </pre> |
| Listing 10.  | Listing 11.  |

Figure 6. Concrete-to-abstract translation for await and emit.

|                                      |  |
|--------------------------------------|--|
| <pre> await 10ms;  await 1ms; </pre> | <pre> 1 var int tot_ = 10000 + delta_; 2 loop do 3   if tot_ &lt;= 0 then 4     delta_ = tot_; 5     break; 6   end 7   await TIMER; 8   tot_ = tot_ - timer_; 9 end 10 11 var int tot_ = 1000 + delta_; 12 &lt;...&gt; // same loop as above </pre> |
| Listing 12.                          | Listing 13.  |

Figure 7. Concrete-to-abstract translation for timers.

#### 3.2.2 First-class timers

To support first-class timers, we introduce a  $\text{TIMER}$  input to notify the passage of time, and two global variables  $\text{timer}_*$  (to hold the elapsed time) and  $\text{delta}_*$  (to hold the residual time set to 0).

Listing 13 shows the translation from Listing 12 for two timers in sequence (ln 1,11). A timer first adds a (possibly) negative  $\text{delta}_*$  from the time it should await (ln 1). Then, it enters in a loop that awakes on every occurrence of  $\text{TIMER}$  (ln 7) and decrements the time it should await (ln 8). Each iteration of the loop checks if the timer has expired (ln 3), and sets the new  $\text{delta}_*$ , which may affect a timer in sequence. The check happens before the  $\text{await}$  because the timer may already start expired due to the residual time.

#### 3.2.3 Finalization

The biggest mismatch between CÉU and the formal semantics is due to the concrete  $\text{finalize}$  and the abstract  $\text{fin}$ . Listing 14 shows the original program with an explicit block (ln 1,8) that executes the statements in  $\langle A \rangle$  (ln 3) immediately followed by  $\langle C \rangle$  (ln 7), and unconditionally executes  $\langle B \rangle$  (ln 5) when the block terminates or aborts. The translation in Listing 15 also

|   |   |
|---|---|
| <pre> do   finalize     &lt;A&gt;   with     &lt;B&gt;   end   &lt;C&gt; end </pre> | <pre> 1 &lt;A&gt; 2 par/or do 3   fin &lt;B&gt; 4 with 5   &lt;C&gt; 6 end 7 8 </pre> |
|---|---|

Listing 14.

Listing 15.

**Figure 8.** Concrete-to-abstract translation for finalization.

executes  $\langle A \rangle$  (ln 1) immediately followed by  $\langle C \rangle$  (ln 5). The difference is that the `fin`  $\langle B \rangle$  (ln 3) in the abstract semantics blocks the pending statement forever, which only awakes and executes when it is aborted. The `par/or` (ln 2–6) serves this purpose since it allows  $\langle C \rangle$  to execute immediately and aborts the `fin` when terminating.

### 3.3 Operational Semantics

The operational semantics is a mathematical model that describes how an abstract C  U programs reacts to a single external input event, i.e., how starting from this input event the program advances its state until all its trails are blocked waiting for a another input event. The formalism we use here is that of small-step operational semantics [16] in which the meaning of programs is defined in terms of transitions of an abstract machine. Each transition transforms a triple consisting of a program  $p$ , a stack level  $n$ , and an emitted event  $e$  into a possibly different triple, i.e.,

$$\langle p, n, e \rangle \longrightarrow \langle p', n', e' \rangle,$$

where  $p, p' \in P$  are abstract-language programs,  $n, n' \in N$  are non-negative integers representing the current stack level, and  $e, e' \in E \cup \{\varepsilon\}$  are the events emitted before and after the transition (both possibly being the empty event  $\varepsilon$ ).

We refer to the triples on the left-hand and right-hand sides of symbol  $\longrightarrow$  as *descriptions* (denoted  $\delta$ ). The description on the left of  $\longrightarrow$  is called the *input description*, the one on its right is called the *output description*.

At the beginning of a reaction to an input event  $id$ , the input description is initialized with stack level 0 ( $n = 0$ ) and with the externally emitted event  $e = id$ . At the end of a reaction, after an arbitrary but finite number of transitions, the last output description will block with a possibly modified program  $p'$  at stack level 0 and no event emitted<sup>5</sup>:

$$\langle p, 0, e \rangle \xrightarrow{*} \langle p', 0, \varepsilon \rangle.$$

We now proceed to give the rules for possible the transitions. We distinguish between two types of transitions: *outermost transitions*  $\xrightarrow{out}$  and *nested transitions*  $\xrightarrow{nst}$ .

<sup>5</sup>We write  $\xrightarrow{i}$  to mean  $i$  transitions in sequence, and we write  $\xrightarrow{*}$  to mean a finite (possibly zero) number of transitions in sequence.

#### 3.3.1 Outermost Transitions

The rules **push** and **pop** for  $\xrightarrow{out}$  transitions are non-recursive definitions that apply to the program as a whole. These are the only rules that manipulate the stack level.

$$\frac{e \neq \varepsilon}{\langle p, n, e \rangle \xrightarrow{out} \langle bcast(p, e), n + 1, \varepsilon \rangle} \quad (\text{push})$$

$$\frac{n > 0 \quad p = @nop \vee p = break \vee isblocked(p, n)}{\langle p, n, \varepsilon \rangle \xrightarrow{out} \langle p, n - 1, \varepsilon \rangle} \quad (\text{pop})$$

Rule **push** can be applied whenever there is a nonempty event in the input description, and instantly broadcasts the event to the program, which means (i) awaking any active `awaitext` or `awaitint` statements (see `bcast` in Figure 9), (ii) creating a nested reaction by increasing the stack level, and, at the same time, (iii) consuming the event ( $e$  becomes  $\varepsilon$ ). Rule **push** is the only rule that matches an emitted event and also immediately consumes it.

Rule **pop** decreases the stack level by one and can only be applied if the program is blocked (see `isblocked` in Figure 9) or terminated ( $p = @nop$  or  $p = break$ ). This condition ensures that an `emitint` only resumes after its internal reaction completes and blocks in the current stack level.

At the beginning of a reaction, an external event is emitted, which triggers rule **push**, immediately raising the stack level to 1. At the end of the reaction, the program will block or terminate and successive applications of rule **pop** will lead to a description with this same program at stack level 0.

#### 3.3.2 Nested Transitions

The  $\xrightarrow{nst}$  rules are recursive definitions of the form

$$\langle p, n, \varepsilon \rangle \xrightarrow{nst} \langle p', n, \varepsilon \rangle.$$

Nested transitions do not affect the stack level and never have an emitted event as a precondition. The distinction between  $\xrightarrow{out}$  and  $\xrightarrow{nst}$  prevents rules **push** and **pop** from matching and, consequently, from inadvertently modifying the current stack level before the nested reaction is complete.

A complete reaction consists of a series of transitions

$$\langle p, 0, e_{ext} \rangle \xrightarrow{push_{out}} \langle p_1, 1, \varepsilon \rangle \left[ \xrightarrow{nst} \xrightarrow{out} \right]^* \xrightarrow{nst} \xrightarrow{pop_{out}} \langle p', 0, \varepsilon \rangle,$$

First, a  $\xrightarrow{push_{out}}$  starts a nested reaction at level 1. Then, a series of alternations between zero or more  $\xrightarrow{nst}$  transitions (nested reactions) and a single  $\xrightarrow{out}$  transition (stack operation) takes place. Finally, a last  $\xrightarrow{pop_{out}}$  transition decrements the stack level to 0 and terminates the reaction.

The  $\xrightarrow{nst}$  rules for atoms are defined as follows:

$$\langle mem(id), n, \varepsilon \rangle \xrightarrow{nst} \langle @nop, n, \varepsilon \rangle \quad (\text{mem})$$

$$\langle emit_{int}(id), n, \varepsilon \rangle \xrightarrow{nst} \langle @canrun(n), n, id \rangle \quad (\text{emit-int})$$

$$\langle @canrun(n), n, \varepsilon \rangle \xrightarrow{nst} \langle @nop, n, \varepsilon \rangle \quad (\text{can-run})$$

A `mem` operation becomes a `@nop` which indicates the memory access (rule **mem**). An `emitint(id)` generates an event  $id$  and becomes a `@canrun(n)` which can only resume at level  $n$

(rule **emit-int**). Since all  $\xrightarrow{nst}$  rules can only be applied if  $e = \varepsilon$ , an  $\text{emit}_{int}$  inevitably causes rule **push** to execute at the outer level, creating a new level  $n + 1$  on the stack. Also, with the new stack level, the resulting  $\text{@canrun}(n)$  itself cannot transition yet (rule **can-run**), providing the desired stack-based semantics for internal events.

The rules for conditionals and sequences are the following:

$$\begin{array}{c}
\frac{\text{eval}(\text{mem}(id))}{\langle \text{if mem}(id) \text{ then } p \text{ else } q, n, \varepsilon \rangle \xrightarrow{nst} \langle p, n, \varepsilon \rangle} \quad (\text{if-true}) \\
\frac{\neg \text{eval}(\text{mem}(id))}{\langle \text{if mem}(id) \text{ then } p \text{ else } q, n, \varepsilon \rangle \xrightarrow{nst} \langle q, n, \varepsilon \rangle} \quad (\text{if-false}) \\
\frac{\langle p, n, \varepsilon \rangle \xrightarrow{nst} \langle p', n, \varepsilon \rangle}{\langle p; q, n, \varepsilon \rangle \xrightarrow{nst} \langle p'; q, n, \varepsilon \rangle} \quad (\text{seq-adv}) \\
\frac{}{\langle \text{@nop}; q, n, \varepsilon \rangle \xrightarrow{nst} \langle q, n, \varepsilon \rangle} \quad (\text{seq-nop}) \\
\frac{}{\langle \text{break}; q, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{break}, n, \varepsilon \rangle} \quad (\text{seq-brk})
\end{array}$$

Rules **if-true** and **if-false** are the only rules that use  $\text{mem}$  in a way that affects the control flow. Function  $\text{eval}$  evaluates a  $\text{mem}$  expression to a boolean value.

The rules for loops are similar to those for sequences, but use “@” as separators to bind breaks to their enclosing loops:

$$\begin{array}{c}
\langle \text{loop } p, n, \varepsilon \rangle \xrightarrow{nst} \langle p @ \text{loop } p, n, \varepsilon \rangle \quad (\text{loop-expd}) \\
\frac{\langle q, n, \varepsilon \rangle \xrightarrow{nst} \langle q', n, \varepsilon \rangle}{\langle q @ \text{loop } p, n, \varepsilon \rangle \xrightarrow{nst} \langle q' @ \text{loop } p, n, \varepsilon \rangle} \quad (\text{loop-adv}) \\
\langle \text{@nop} @ \text{loop } p, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{loop } p, n, \varepsilon \rangle \quad (\text{loop-nop}) \\
\langle \text{break} @ \text{loop } p, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{@nop}, n, \varepsilon \rangle \quad (\text{loop-brk})
\end{array}$$

When a program encounters a loop, it first expands its body in sequence with itself (rule **loop-expd**). Rules **loop-adv** and **loop-nop** are similar to rules **seq-adv** and **seq-nop**, advancing the loop until a  $\text{@nop}$  is reached. However, what follows the loop is the loop itself (rule **loop-nop**). Note that if we used “;” as a separator in loops, rules **loop-brk** and **seq-brk** would conflict. Rule **loop-brk** escapes the enclosing loop, transforming everything into a  $\text{@nop}$ .

The rules for and and or compositions ensure that their left branch always transition before their right branch:

$$\begin{array}{c}
\langle p \text{ and } q, n, \varepsilon \rangle \xrightarrow{nst} \langle p @ \text{and } (\text{@canrun}(n); q), n, \varepsilon \rangle \quad (\text{and-expd}) \\
\frac{\langle p, n, \varepsilon \rangle \xrightarrow{nst} \langle p', n, \varepsilon \rangle}{\langle p @ \text{and } q, n, \varepsilon \rangle \xrightarrow{nst} \langle p' @ \text{and } q, n, \varepsilon \rangle} \quad (\text{and-adv1}) \\
\frac{\text{isblocked}(p, n) \quad \langle q, n, \varepsilon \rangle \xrightarrow{nst} \langle q', n, \varepsilon \rangle}{\langle p @ \text{and } q, n, \varepsilon \rangle \xrightarrow{nst} \langle p @ \text{and } q', n, \varepsilon \rangle} \quad (\text{and-adv2}) \\
\langle p \text{ or } q, n, \varepsilon \rangle \xrightarrow{nst} \langle p @ \text{or } (\text{@canrun}(n); q), n, \varepsilon \rangle \quad (\text{or-expd}) \\
\frac{\langle p, n, \varepsilon \rangle \xrightarrow{nst} \langle p', n, \varepsilon \rangle}{\langle p @ \text{or } q, n, \varepsilon \rangle \xrightarrow{nst} \langle p' @ \text{or } q, n, \varepsilon \rangle} \quad (\text{or-adv1}) \\
\frac{\text{isblocked}(p, n) \quad \langle q, n, \varepsilon \rangle \xrightarrow{nst} \langle q', n, \varepsilon \rangle}{\langle p @ \text{or } q, n, \varepsilon \rangle \xrightarrow{nst} \langle p @ \text{or } q', n, \varepsilon \rangle} \quad (\text{or-adv2})
\end{array}$$

Rules **and-expd** and **or-expd** insert a  $\text{@canrun}(n)$  at the beginning of the right branch. This ensures that any  $\text{emit}_{int}$  on the left branch, which eventually becomes a  $\text{@canrun}(n)$ , resumes before the right branch starts. The deterministic behavior of the semantics relies on the  $\text{isblocked}$  predicate (see Figure 9) which is used in rules **and-adv2** and **or-adv2**. These rules require the left branch  $p$  to be blocked for the right branch to transition from  $q$  to  $q'$ .

In a parallel  $\text{@and}$ , if one branch terminates, the composition becomes the other branch (rules **and-nop1** and **and-nop2** below). In a parallel  $\text{@or}$ , however, if one branch terminates, the whole composition terminates and  $\text{clear}$  is called to finalize the aborted branch (rules **or-nop1** and **or-nop2**).

$$\begin{array}{c}
\langle \text{@nop} @ \text{and } q, n, \varepsilon \rangle \xrightarrow{nst} \langle q, n, \varepsilon \rangle \quad (\text{and-nop1}) \\
\frac{\text{isblocked}(p, n)}{\langle p @ \text{and } \text{@nop}, n, \varepsilon \rangle \xrightarrow{nst} \langle p, n, \varepsilon \rangle} \quad (\text{and-nop2}) \\
\langle \text{@nop} @ \text{or } q, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{clear}(q), n, \varepsilon \rangle \quad (\text{or-nop1}) \\
\frac{\text{isblocked}(p, n)}{\langle p @ \text{or } \text{@nop}, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{clear}(p), n, \varepsilon \rangle} \quad (\text{or-nop2})
\end{array}$$

The  $\text{clear}$  function (see Figure 9) concatenates all active  $\text{fin}$  bodies of the branch being aborted, so that they execute before the composition rejoins.


As there are no transition rules for  $\text{fin}$  statements, once reached, a  $\text{fin}$  halts and will only be consumed if its trail is aborted. At this point, its body will execute as a result of the  $\text{clear}$  call. The body of a  $\text{fin}$  statement always execute within a reaction. This is due to a syntactic restriction:  $\text{fin}$  bodies cannot contain awaiting statements (namely,  $\text{await}_{ext}$ ,  $\text{await}_{int}$ ,  $\text{every}$ , or  $\text{fin}$ ).

Finally, a break in one branch of a parallel escapes the closest enclosing loop, properly aborting the other branch with the  $\text{clear}$  function:

$$\begin{array}{c}
\langle \text{break} @ \text{and } q, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{clear}(q); \text{break}, n, \varepsilon \rangle \quad (\text{and-brk1}) \\
\frac{\text{isblocked}(p, n)}{\langle p @ \text{and } \text{break}, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{clear}(p); \text{break}, n, \varepsilon \rangle} \quad (\text{and-brk2}) \\
\langle \text{break} @ \text{or } q, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{clear}(q); \text{break}, n, \varepsilon \rangle \quad (\text{or-brk1}) \\
\frac{\text{isblocked}(p, n)}{\langle p @ \text{or } \text{break}, n, \varepsilon \rangle \xrightarrow{nst} \langle \text{clear}(p); \text{break}, n, \varepsilon \rangle} \quad (\text{or-brk2})
\end{array}$$

A reaction eventually blocks in  $\text{await}_{ext}$ ,  $\text{await}_{int}$ ,  $\text{every}$ ,  $\text{fin}$ , and  $\text{@canrun}$  statements in parallel trails. Then, if none of the trails is blocked in  $\text{@canrun}$ , it means that the program cannot advance in the current reaction. However,  $\text{@canrun}$  statements can still resume at lower stack indexes and will eventually resume in the current reaction (see rule **pop**).





**Figure 9.** (i) Function *bcast* awakes awaiting trails matching the event by converting *await<sub>ext</sub>* and *await<sub>int</sub>* to *@nop*, and by unwinding every statements. (ii) Predicate *isblocked* is true only if all branches in parallel are blocked waiting for events, finalization clauses, or certain stack levels. (iii) Function *clear* extracts *fin* statements in parallel and put their bodies in sequence. In (i), (ii), and (iii), “\_” denotes the omitted cases and “ξ” denotes the empty string.

## 4 Properties of Programs in CéU

### 4.1 Deterministic Execution

Transitions  $\xrightarrow{\text{out}}$  and  $\xrightarrow{\text{nst}}$  are defined in such a way that given an input description either no rule is applicable or exactly one of them can be applied (no choice involved). This coupled with the fact that the output of every rule is a function of its input implies that transitions are deterministic: the same input description, if it can transition, will always result in

the same output description. Thus the transition relation  $\longrightarrow$  is in fact a partial function.

The next two lemmas establish the determinism of a single application of  $\xrightarrow{\text{out}}$  and  $\xrightarrow{\text{nst}}$ . Lemma 4.1 follows from a simple inspection of rules **push** and **pop**. The proof of Lemma 4.2 follows by induction on the structure of the derivation trees produced by the rules for  $\xrightarrow{\text{nst}}$ . Both lemmas are used in the proof of the Theorem 4.3.

**Lemma 4.1.** *If  $\delta \xrightarrow{\text{out}} \delta_1$  and  $\delta \xrightarrow{\text{out}} \delta_2$  then  $\delta_1 = \delta_2$ .*

**Lemma 4.2.** *If  $\delta \xrightarrow{\text{nst}} \delta_1$  and  $\delta \xrightarrow{\text{nst}} \delta_2$  then  $\delta_1 = \delta_2$ .*

The main result of this section, Theorem 4.3, establishes that any given number  $i \geq 0$  of applications of arbitrary transition rules, starting from the same input description, will always lead to the same output description. In other words, any finite sequence of transitions behave deterministically.

**Theorem 4.3 (Determinism).**  *$\delta \xrightarrow{i} \delta_1$  and  $\delta \xrightarrow{i} \delta_2$  implies  $\delta_1 = \delta_2$ .*

*Proof.* By induction on  $i$ . The theorem is trivially true if  $i = 0$  and follows directly from the previous lemmas if  $i = 1$ . Suppose

$$\delta \xrightarrow{1} \delta'_1 \xrightarrow{i-1} \delta_1 \quad \text{and} \quad \delta \xrightarrow{1} \delta'_2 \xrightarrow{i-1} \delta_2,$$

for some  $i > 1$ ,  $\delta'_1$  and  $\delta'_2$ . Then, by Lemma 4.1 or 4.2, depending on whether the first transition is  $\xrightarrow{\text{out}}$  or  $\xrightarrow{\text{nst}}$  (it cannot be both),  $\delta'_1 = \delta'_2$ , and by the induction hypothesis,  $\delta_1 = \delta_2$ .  $\square$

### 4.2 Terminating Reactions

We now turn to the problem of termination. We want to show that any sufficiently long sequence of applications of arbitrary transition rules will eventually lead to an irreducible description, i.e., one that cannot be modified by further transitions. Before doing that, however, we need to introduce some notation and establish some basic properties of the transition relations  $\xrightarrow{\text{nst}}$  and  $\xrightarrow{\text{out}}$ .

**Definition 4.4.** A description  $\delta = \langle p, n, e \rangle$  is *nested-irreducible* iff  $e \neq \varepsilon$  or  $p = \text{@nop}$  or  $p = \text{break}$  or *isblocked*( $p, n$ ).<sup>6</sup>

Nested-irreducible descriptions serve as normal forms for  $\xrightarrow{\text{nst}}$  transitions: they embody the result of an exhaustive number of  $\xrightarrow{\text{nst}}$  applications. We will write  $\delta_{\# \text{nst}}$  to indicate that description  $\delta$  is nested-irreducible.

The use of qualifier “irreducible” in Definition 4.4 is justified by Proposition 4.5, which states that if a finite number of applications of  $\xrightarrow{\text{nst}}$  results in an irreducible description, then that occurs exactly once, at some specific number  $i$ . The proof of Proposition 4.5 follows directly from the definition of  $\xrightarrow{\text{nst}}$  by contradiction on the hypothesis that there is such  $k \neq i$ .

<sup>6</sup>We sometimes abbreviate “ $p = \text{@nop}$  or  $p = \text{break}$ ” as “ $p = \text{@nop, break}$ ”.

**Proposition 4.5.** If  $\delta \xrightarrow{nst} \delta'_{\#nst}$  then, for all  $k \neq i$ , there is no  $\delta''_{\#nst}$  such that  $\delta \xrightarrow{k} \delta''_{\#nst}$ .

The next lemma establishes that sequences of  $\xrightarrow{nst}$  transitions behave as expected regarding the order of evaluation of composition branches. Its proof follows by induction on  $i$ .

**Lemma 4.6.**

If  $\langle p_1, n, e \rangle \xrightarrow{nst} \langle p'_1, n, e' \rangle$ , for any  $p_2$ :

- (a)  $\langle p_1; p_2, n, e \rangle \xrightarrow{nst} \langle p'_1; p_2, n, e' \rangle$ .
- (b)  $\langle p_1 @loop p_2, n, e \rangle \xrightarrow{nst} \langle p'_1 @loop p_2, n, e' \rangle$ .
- (c)  $\langle p_1 @and p_2, n, e \rangle \xrightarrow{nst} \langle p'_1 @and p_2, n, e' \rangle$ .
- (d)  $\langle p_1 @or p_2, n, e \rangle \xrightarrow{nst} \langle p'_1 @or p_2, n, e' \rangle$ .

If  $\langle p_2, n, e \rangle \xrightarrow{nst} \langle p'_2, n, e' \rangle$ , for any  $p_1$  such that  $isblocked(p_1, n)$ :

- (a)  $\langle p_1 @and p_2, n, e \rangle \xrightarrow{nst} \langle p_1 @and p'_2, n, e' \rangle$ .
- (b)  $\langle p_1 @or p_2, n, e \rangle \xrightarrow{nst} \langle p_1 @or p'_2, n, e' \rangle$ .

The syntactic restriction discussed in Section 2.1 regarding the body of loops and the restriction mentioned in Section 3.3 about the body of `fin` statements are formalized in Assumption 4.7 below. These restrictions are essential to prove the next theorem.

**Assumption 4.7** (Syntactic restrictions).

- (a) If  $p = \text{fin } p_1$  then  $p_1$  contains no occurrences of statements `awaitext`, `awaitint`, `every`, or `fin`. And so, for any  $n$ ,  $\langle \text{clear}(p_1), n, \varepsilon \rangle \xrightarrow{nst} \langle \text{enop}, n, \varepsilon \rangle$ .
- (b) If  $p = \text{loop } p_1$  then all execution paths of  $p_1$  contain a matching `break` or an `awaitext`. Consequently, for all  $n$ , there are  $p'_1$  and  $e$  such that  $\langle \text{loop } p_1, n, \varepsilon \rangle \xrightarrow{nst} \langle p'_1, n, e \rangle$ , where  $p'_1 = \text{break } @loop p_1$  or  $isblocked(p'_1, n)$ .

Theorem 4.8 establishes that a finite (possibly zero) number of  $\xrightarrow{nst}$  transitions eventually leads to a nested-irreducible description. Hence, for any input description  $\delta$ , it is always possible to transform  $\delta$  in a nested-irreducible description  $\delta'$  by applying to it a sufficiently long sequence of  $\xrightarrow{nst}$  transitions. The proof of the theorem follows by induction on the structure of programs (members of set  $P$ ) and depends on Lemma 4.6 and Assumption 4.7.

**Theorem 4.8.** For any  $\delta$  there is a  $\delta'_{\#nst}$  such that  $\delta \xrightarrow{nst}^* \delta'_{\#nst}$ .

The main result of this section, Theorem 4.15, is similar to Theorem 4.8 but applies to transitions  $\longrightarrow$  in general. Before stating and proving it, we need to characterize irreducible descriptions in general. This characterization, given in Definition 4.11, depends on the notions of potency and rank.

**Definition 4.9.** The *potency* of a program  $p$  in reaction to event  $e$ , denoted  $pot(p, e)$ , is the maximum number of `emitint` statements that can be executed in a reaction of  $p$  to  $e$ , i.e.,

$$pot(p, e) = pot'(bcast(p, e)),$$

where  $pot'$  is an auxiliary function that counts the maximum number of reachable `emitint` statements in the program resulting from the broadcast of event  $e$  to  $p$ .

Function  $pot'$  is defined by the following clauses:

- (a)  $pot'(\text{emit}_{int}(e)) = 1$ .
- (b)  $pot'(\text{if mem}(id)\text{then } p_1 \text{ else } p_2) = \max\{pot'(p_1), pot'(p_2)\}$ .
- (c)  $pot'(\text{loop } p_1) = pot'(p_1)$ .
- (d)  $pot'(p_1 \text{ or } p_2) = pot'(p_1) + pot'(p_2)$ .
- (e) If  $p_1 \neq \text{break}$ ,  $\text{await}_{ext}(e)$ ,

$$pot'(p_1; p_2) = pot'(p_1) + pot'(p_2)$$

$$pot'(p_1 @loop p_2) = \begin{cases} pot'(p_1) & \text{if } (\dagger) \\ pot'(p_1) + pot'(p_2) & \text{otherwise,} \end{cases}$$

where  $(\dagger)$  stands for: “a `break` or `awaitext` occurs in all execution paths of  $p_1$ ”.

- (f) If  $p_1, p_2 \neq \text{break}$ ,  $pot'(p_1 @and p_2) = pot'(p_1) + pot'(p_2)$ .
- (g) If  $p_1, p_2 \neq \text{break}$  and  $p_1, p_2 \neq @nop$ ,

$$pot'(p_1 @or p_2) = pot'(p_1) + pot'(p_2).$$

- (h) Otherwise, if none of (a)–(g) applies,  $pot'(\_) = 0$ .

**Definition 4.10.** The *rank* of a description  $\delta = \langle p, n, e \rangle$ , denoted  $rank(\delta)$ , is a pair of nonnegative integers  $\langle i, j \rangle$  such that

$$i = pot(p, e) \quad \text{and} \quad j = \begin{cases} n & \text{if } e = \varepsilon \\ n + 1 & \text{otherwise.} \end{cases}$$

Intuitively, the rank of a description  $\delta$  is a measure of the maximum amount of “work” (transitions) required to transform  $\delta$  into an irreducible description, in the following sense.

**Definition 4.11.** A description  $\delta$  is *irreducible* (in symbols,  $\delta_{\#}$ ) iff it is nested-irreducible and its  $rank(\delta)$  is  $\langle i, 0 \rangle$ , for some  $i \geq 0$ .

An irreducible description  $\delta_{\#} = \langle p, n, e \rangle$  serves as a normal form for transitions  $\longrightarrow$  in general. Such description cannot be advanced by  $\xrightarrow{nst}$ , as it is nested-irreducible, and neither by  $\xrightarrow{push_{out}}$  nor  $\xrightarrow{pop_{out}}$ , as the second coordinate of its rank is 0, which implies  $e = \varepsilon$  and  $n = 0$ .

The next two lemmas establish that a single application of  $\xrightarrow{out}$  or  $\xrightarrow{nst}$  either preserves or decreases the rank of the input description. All rank comparisons assume lexicographic order, i.e., if  $rank(\delta) = \langle i, j \rangle$  and  $rank(\delta') = \langle i', j' \rangle$  then  $rank(\delta) > rank(\delta')$  iff  $i > i'$  or  $i = i'$  and  $j > j'$ . The proof of Lemma 4.12 follows directly from **push** and **pop** and from Definitions 4.9 and 4.10. The proof of Lemma 4.13, however, is by induction on the structure of  $\xrightarrow{nst}$  derivations.

**Lemma 4.12.**

- (a) If  $\delta \xrightarrow{push_{out}} \delta'$  then  $rank(\delta) = rank(\delta')$ .
- (b) If  $\delta \xrightarrow{pop_{out}} \delta'$  then  $rank(\delta) > rank(\delta')$ .

**Lemma 4.13.** If  $\delta \xrightarrow{nst} \delta'$  then  $rank(\delta) \geq rank(\delta')$ .

The next theorem is a generalization of Lemma 4.13 for  $\xrightarrow{nst}^*$ . Its proof follows from the lemma by induction on  $i$ .

**Theorem 4.14.** If  $\delta \xrightarrow{nst}^* \delta'$  then  $rank(\delta) \geq rank(\delta')$ .

We now state and prove the main result of this section, Theorem 4.15, the termination theorem for  $\xrightarrow{*}$ . The idea of the proof is that a sufficiently large sequence of  $\xrightarrow{nst}$  and  $\xrightarrow{out}$  transitions eventually decreases the rank of the current description until an irreducible description is reached. This irreducible description is the final result of the reaction.

**Theorem 4.15 (Termination).** *For any  $\delta$ , there is a  $\delta'_\#$  such that  $\delta \xrightarrow{*} \delta'_\#$ .*

*Proof.* By lexicographic induction on  $rank(\delta)$ . Let  $\delta = \langle p, n, e \rangle$  and  $rank(\delta) = \langle i, j \rangle$ .

For the basis, suppose  $\langle i, j \rangle = \langle 0, 0 \rangle$ . Then  $\delta$  cannot be advanced by  $\xrightarrow{out}$ , as  $j = 0$  implies  $e = \varepsilon$  and  $n = 0$ . If  $\delta$  is nested-irreducible, the theorem is trivially true, as  $\delta \xrightarrow{0} \delta_{\#nst}$  and  $\delta_\#$ . If  $\delta$  is not nested-irreducible then, by Theorem 4.8,  $\delta \xrightarrow{nst} \delta'_{\#nst}$ , for some  $\delta'_{\#nst}$ . By Theorem 4.14,  $rank(\delta) \geq rank(\delta')$ , which implies  $rank(\delta') = \langle 0, 0 \rangle$ , and so  $\delta'_\#$ .

For the inductive step, suppose  $\langle i, j \rangle > \langle 0, 0 \rangle$ . Then, depending on whether or not  $\delta$  is nested-irreducible, there are two cases.

*Case 1.*  $\delta$  is nested-irreducible. If  $j = 0$ , by Definition 4.11,  $\delta_\#$ , and so  $\delta \xrightarrow{0} \delta_\#$ . If  $j > 0$ , there are two subcases:

*Case 1.1.*  $e \neq \varepsilon$ . Then, by **push** and by Theorem 4.8, there are  $\delta'_1$  and  $\delta'_{\#nst} = \langle p', n+1, e' \rangle$  such that  $\delta \xrightarrow{push} \delta'_1 \xrightarrow{nst} \delta'_{\#nst}$ . Thus, by Lemma 4.12 and by Theorem 4.14,

$$rank(\delta) = rank(\delta'_1) = \langle i, j \rangle \geq rank(\delta') = \langle i', j' \rangle.$$

If  $e' = \varepsilon$ , then  $i = i'$  and  $j = j'$ , and the rest of this proof is similar to that of Case 1.2.2 below. Otherwise, if  $e' \neq \varepsilon$ , then  $i > i'$ , as an  $\text{emit}_{int}(e')$  was consumed by the nested transitions. Thus,  $rank(\delta) > rank(\delta')$ . By the induction hypothesis,  $\delta' \xrightarrow{*} \delta''_\#$ , for some  $\delta''_\#$ . Therefore,  $\delta \xrightarrow{*} \delta''_\#$ .

*Case 1.2.*  $e = \varepsilon$ . Then, as  $j > 0$ ,  $\delta \xrightarrow{pop} \delta'$ , for some  $\delta'$ . By Lemma 4.12,  $rank(\delta) > rank(\delta')$ . Hence, by the induction hypothesis,  $\delta' \xrightarrow{*} \delta''_\#$ , for some  $\delta''_\#$ . And so,  $\delta \xrightarrow{*} \delta''_\#$ .

*Case 2.*  $\delta$  is not nested-irreducible. Then  $e = \varepsilon$  and, by Theorems 4.8 and 4.14, there is a  $\delta'_{\#nst}$  such that  $\delta \xrightarrow{nst} \delta'_{\#nst}$  with  $rank(\delta) \geq rank(\delta'_{\#nst})$ . The rest of this proof is similar to that of Case 1 above.  $\square$

### 4.3 Memory Boundedness

As C  U has no mechanism for heap allocation, unbounded iteration, or general recursion, the maximum memory usage of a given C  U program is determined solely by the length of its code, the number of variables it uses, and the size of the event stack that it requires to run. The code length and the number of variables used are easily determined by code inspection. The maximum size of the event stack during a reaction of program  $p$  to external event  $e$  corresponds to  $pot(p, e)$ , i.e., to the maximum number of internal events that  $p$  may emit in reaction to  $e$ . If  $p$  may react to external events  $e_1, \dots, e_n$  then, in the worst case, its event stack will need to store  $\max\{pot(p, e_1), \dots, pot(p, e_n)\}$  events.

## 5 Related Work

C  U follows the lineage of imperative synchronous languages initiated by Esterel [9]. These languages typically define time as a discrete sequence of logical “ticks” in which multiple simultaneous input events can be active [18]. The presence of multiple inputs requires careful static analysis to detect and reject programs with *causality cycles* and *schizophrenia problems* [5]. In contrast, C  U defines time as a discrete sequence of reactions to unique input events, which is a prerequisite for the concurrency checks that enable safe shared-memory concurrency, as discussed in Section 2.2.

In most synchronous languages, the behavior of external and internal events is equivalent. However, in C  U, internal events introduce stack-based micro reactions within external reactions, providing more fine-grained control for intra-reaction execution. This allows for memory-bounded subroutines that can execute multiple times during the same external reaction. The synchronous languages Statecharts [22] and Statemate [12] also distinguish internal from external events. Although the descriptions suggest a stack-based semantics, we are not aware of formalizations or more precision for a deeper comparison with C  U.

Like C  U, many other synchronous languages [2, 8, 11, 13, 23] rely on lexical scheduling to preserve determinism. In contrast, in Esterel, the execution order for operations within a reaction is non-deterministic: “if there is no control dependency, as in  $(\text{call } f1() \mid \mid \text{call } f2())$ , the order is unspecified and it would be an error to rely on it” [6]. For this reason, Esterel, does not support shared-memory concurrency: “if a variable is written by some thread, then it can neither be read nor be written by concurrent threads” [6]. Considering the constant and low-level interactions with the underlying architecture in embedded systems (e.g., direct port manipulation), we believe that it is advantageous to embrace lexical scheduling as part of the language specification as a pragmatic design decision to enforce determinism. However, since C  U statically detects trails not sharing memory, an optimized scheduler could exploit real parallelism in such cases.

Regarding the integration with C language-based environments, C  U supports a finalization mechanism for external resources. In addition, C  U also tracks pointers representing resources that cross C boundaries and forces the programmer to provide associated finalizers. As far as we know, this extra safety level is unique to C  U among synchronous languages.

## 6 Conclusion

The programming language C  U aims to offer a concurrent, safe, and realistic alternative to C for embedded soft real-time systems, such as sensor networks and multimedia systems. C  U inherits the synchronous and imperative mindset of Esterel but adopts a simpler semantics with fine-grained execution control, which makes the language fully deterministic.

In addition, its stack-based execution for internal events provides a limited but memory-bounded form of subroutines. C  U also provides a finalization mechanism for resources when interacting with the external environment.

In this paper, we proposed a small-step operational semantics for C  U and proved that under it reactions are deterministic, terminate in finite time, and use bounded memory, i.e., that for a given arbitrary timeline of input events, multiple executions of the same program always react in bounded time and arrive at the same final finite memory state.

## A Detailed Proofs

**Lemma 4.1.** *If  $\delta \xrightarrow{\text{out}} \delta_1$  and  $\delta \xrightarrow{\text{out}} \delta_2$  then  $\delta_1 = \delta_2$ .*

*Proof.* The lemma is vacuously true if  $\delta$  cannot be advanced by  $\xrightarrow{\text{out}}$  transitions. Suppose that is not the case and let  $\delta = \langle p, n, e \rangle$ ,  $\delta_1 = \langle p_1, n_1, e_1 \rangle$  and  $\delta_2 = \langle p_2, n_2, e_2 \rangle$ . Then, there are two possibilities.

*Case 1.*  $e \neq \varepsilon$ . Both transitions are applications of **push**. Hence  $p_1 = p_2 = \text{bcast}(p, e)$ ,  $n_1 = n_2 = n + 1$ , and  $e_1 = e_2 = \varepsilon$ .

*Case 2.*  $e = \varepsilon$ . Both transitions are applications of **pop**. Hence  $p_1 = p_2 = p$ ,  $n_1 = n_2 = n - 1$ , and  $e_1 = e_2 = \varepsilon$ .  $\square$

**Lemma 4.2.** *If  $\delta \xrightarrow{\text{nst}} \delta_1$  and  $\delta \xrightarrow{\text{nst}} \delta_2$  then  $\delta_1 = \delta_2$ .*

*Proof.* By induction on the structure of  $\xrightarrow{\text{nst}}$  derivations. The lemma is vacuously true if  $\delta$  cannot be advanced by  $\xrightarrow{\text{nst}}$  transitions. Suppose that is not the case and let  $\delta = \langle p, n, e \rangle$ ,  $\delta_1 = \langle p_1, n_1, e_1 \rangle$  and  $\delta_2 = \langle p_2, n_2, e_2 \rangle$ . Then, by the hypothesis of the lemma, there are derivations  $\pi_1$  and  $\pi_2$  such that

$$\begin{aligned} \pi_1 &\vdash \langle p, n, e \rangle \xrightarrow{\text{nst}} \langle p_1, n_1, e_1 \rangle \\ \pi_2 &\vdash \langle p, n, e \rangle \xrightarrow{\text{nst}} \langle p_2, n_2, e_2 \rangle \end{aligned}$$

i.e., the conclusion of  $\pi_1$  is  $\langle p_1, n_1, e_1 \rangle$  and the conclusion of  $\pi_2$  is  $\langle p_2, n_2, e_2 \rangle$ .

By definition of  $\xrightarrow{\text{nst}}$ , we have that  $e = \varepsilon$  and  $n_1 = n_2 = n$ . It remains to be shown that  $p_1 = p_2$  and  $e_1 = e_2$ .

Depending on the structure of program  $p$ , the following 11 cases are possible. (Note that  $p$  cannot be an  $\text{await}_{\text{ext}}$ ,  $\text{await}_{\text{int}}$ ,  $\text{break}$ ,  $\text{every}$ ,  $\text{fin}$ , or  $\text{@nop}$  statement as there is no  $\xrightarrow{\text{nst}}$  rule to transition such programs.)

*Case 1.*  $p = \text{mem}(id)$ . Then derivations  $\pi_1$  and  $\pi_2$  are instances of rule **mem**, i.e., their conclusions are obtained by an application of this rule. Hence  $p_1 = p_2 = \text{@nop}$  and  $e_1 = e_2 = \varepsilon$ .

*Case 2.*  $p = \text{emit}_{\text{int}}(e')$ . Then  $\pi_1$  and  $\pi_2$  are instances of **emit-int**. Hence  $p_1 = p_2 = \text{@canrun}(n)$  and  $e_1 = e_2 = e'$ .

*Case 3.*  $p = \text{@canrun}(n)$ . Then  $\pi_1$  and  $\pi_2$  are instances of **can-run**. Hence  $p_1 = p_2 = \text{@nop}$  and  $e_1 = e_2 = \varepsilon$ .

*Case 4.*  $p = \text{if mem}(id) \text{ then } p' \text{ else } p''$ . There are two subcases.

*Case 4.1.*  $\text{eval}(\text{mem}(id))$ . Then  $\pi_1$  and  $\pi_2$  are instances of **if-true**. Hence  $p_1 = p_2 = p'$  and  $e_1 = e_2 = \varepsilon$ .

*Case 4.2.*  $\neg \text{eval}(\text{mem}(id))$ . Then  $\pi_1$  and  $\pi_2$  are instances of **if-false**. Hence  $p_1 = p_2 = p''$  and  $e_1 = e_2 = \varepsilon$ .

*Case 5.*  $p = p'; p''$ . There are three subcases.

*Case 5.1.*  $p' = \text{@nop}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **seq-nop**. Hence  $p_1 = p_2 = p''$  and  $e_1 = e_2 = \varepsilon$ .

*Case 5.2.*  $p' = \text{break}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **seq-brk**. Hence  $p_1 = p_2 = \text{break}$  and  $e_1 = e_2 = \varepsilon$ .

*Case 5.3.*  $p' \neq \text{@nop}, \text{break}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **seq-adv**. Thus there are derivations  $\pi'_1$  and  $\pi'_2$  such that

$$\begin{aligned} \pi'_1 &\vdash \langle p', n, \varepsilon \rangle \xrightarrow{\text{nst}} \langle p'_1, n, e'_1 \rangle \\ \pi'_2 &\vdash \langle p', n, \varepsilon \rangle \xrightarrow{\text{nst}} \langle p'_2, n, e'_2 \rangle \end{aligned}$$

for some  $p'_1, p'_2, e'_1$ , and  $e'_2$ . By the induction hypothesis,  $p'_1 = p'_2$  and  $e'_1 = e'_2$ . Hence  $p_1 = p'_1; p'' = p'_2; p'' = p_2$  and  $e_1 = e'_1 = e'_2 = e_2$ .

*Case 6.*  $p = \text{loop } p'$ . Then  $\pi_1$  and  $\pi_2$  are instances of **loop-expd**. Hence  $p_1 = p_2 = p' @ \text{loop } p'$  and  $e_1 = e_2 = \varepsilon$ .

*Case 7.*  $p = p' @ \text{loop } p''$ . There are three subcases.

*Case 7.1.*  $p' = \text{@nop}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **loop-nop**. Hence  $p_1 = p_2 = \text{loop } p''$  and  $e_1 = e_2 = \varepsilon$ .

*Case 7.2.*  $p' = \text{break}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **loop-brk**. Hence  $p_1 = p_2 = \text{@nop}$  and  $e_1 = e_2 = \varepsilon$ .

*Case 7.3.*  $p' \neq \text{@nop}, \text{break}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **loop-adv**. Thus there are derivations  $\pi'_1$  and  $\pi'_2$  such that

$$\begin{aligned} \pi'_1 &\vdash \langle p', n, \varepsilon \rangle \xrightarrow{\text{nst}} \langle p'_1, n, e'_1 \rangle \\ \pi'_2 &\vdash \langle p', n, \varepsilon \rangle \xrightarrow{\text{nst}} \langle p'_2, n, e'_2 \rangle \end{aligned}$$

for some  $p'_1, p'_2, e'_1$ , and  $e'_2$ . By the induction hypothesis,  $p'_1 = p'_2$  and  $e'_1 = e'_2$ . Hence  $p_1 = p'_1 @ \text{loop } p'' = p'_2 @ \text{loop } p'' = p_2$  and  $e_1 = e'_1 = e'_2 = e_2$ .

*Case 8.*  $p = p' \text{ and } p''$ . Then  $\pi_1$  and  $\pi_2$  are instances of **and-expd**. Hence  $p_1 = p_2 = p' @ \text{and } (\text{@canrun}(n); p'')$  and  $e_1 = e_2 = \varepsilon$ .

*Case 9.*  $p = p' @ \text{and } p''$ . There are two subcases.

*Case 9.1.*  $\neg \text{isblocked}(p', n)$ . There are three subcases.

*Case 9.1.1.*  $p' = \text{@nop}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **and-nop1**. Hence  $p_1 = p_2 = p''$  and  $e_1 = e_2 = \varepsilon$ .

*Case 9.1.2.*  $p' = \text{break}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **and-brk1**. Hence  $p_1 = p_2 = \text{clear}(p''); \text{break}$  and  $e_1 = e_2 = \varepsilon$ .

*Case 9.1.3.*  $p' \neq \text{@nop}, \text{break}$ . Then  $\pi_1$  and  $\pi_2$  are instances of **and-adv1**. Thus there are derivations  $\pi'_1$  and  $\pi'_2$  such that

$$\begin{aligned} \pi'_1 &\vdash \langle p', n, \varepsilon \rangle \xrightarrow{\text{nst}} \langle p'_1, n, e'_1 \rangle \\ \pi'_2 &\vdash \langle p', n, \varepsilon \rangle \xrightarrow{\text{nst}} \langle p'_2, n, e'_2 \rangle \end{aligned}$$

for some  $p'_1, p'_2, e'_1, e'_2$ . By the induction hypothesis,  $p'_1 = p'_2$  and  $e'_1 = e'_2$ . Hence  $p_1 = p'_1$  and  $p'' = p'_2$  and  $p'' = p_2$  and  $e_1 = e'_1 = e'_2 = e_2$ .



Case 9.2.  $isblocked(p', n)$ . There are three subcases.

Case 9.2.1.  $p'' = @nop$ . Then  $\pi_1$  and  $\pi_2$  are instances of **and-nop2**. Hence  $p_1 = p_2 = p'$  and  $e_1 = e_2 = \varepsilon$ .

Case 9.2.2.  $p'' = break$ . Then  $\pi_1$  and  $\pi_2$  are instances of **and-brk2**. Hence  $p_1 = p_2 = clear(p')$ ; break and  $e_1 = e_2 = \varepsilon$ .

Case 9.2.3.  $p'' \neq @nop, break$ . Then  $\pi_1$  and  $\pi_2$  are instances of **and-adv2**. Thus there are derivations  $\pi_1''$  and  $\pi_2''$  such that

$$\begin{aligned}\pi_1'' &\vdash \langle p'', n, \varepsilon \rangle \xrightarrow{nst} \langle p_1'', n, e_1'' \rangle \\ \pi_2'' &\vdash \langle p'', n, \varepsilon \rangle \xrightarrow{nst} \langle p_2'', n, e_2'' \rangle\end{aligned}$$

for some  $p_1'', p_2'', e_1''$ , and  $e_2''$ . By the induction hypothesis,  $p_1'' = p_2''$  and  $e_1'' = e_2''$ . Hence  $p_1 = p'$  and  $p_1'' = p'$  and  $p_2'' = p_2$  and  $e_1 = e_1'' = e_2'' = e_2$ .

Case 10.  $p = p'$  or  $p''$ . Then  $\pi_1$  and  $\pi_2$  are instances of **or-expd**. Hence  $p_1 = p_2 = p' @or (@canrun(n); p'')$  and  $e_1 = e_2 = \varepsilon$ .

Case 11.  $p = p' @or p''$ . There are two subcases.

Case 11.1.  $\neg isblocked(p', n)$ . There are three subcases.

Case 11.1.1.  $p' = @nop$ . Then  $\pi_1$  and  $\pi_2$  are instances of **or-nop1**. Hence  $p_1 = p_2 = clear(p'')$  and  $e_1 = e_2 = \varepsilon$ .

Case 11.1.2.  $p' = break$ . Similar to Case 9.1.2.

Case 11.1.3.  $p' \neq @nop, break$ . Similar to Case 9.1.3.

Case 11.2.  $isblocked(p', n)$ . There are three subcases.

Case 11.2.1.  $p'' = @nop$ . Then  $\pi_1$  and  $\pi_2$  are instances of **or-nop1**. Hence  $p_1 = p_2 = clear(p')$  and  $e_1 = e_2 = \varepsilon$ .

Case 11.2.2.  $p'' = break$ . Similar to Case 9.2.2.

Case 11.2.3.  $p'' \neq @nop, break$ . Similar to Case 9.2.3.

□

**Theorem 4.3** (Determinism).  $\delta \xrightarrow{i} \delta_1$  and  $\delta \xrightarrow{i} \delta_2$  implies  $\delta_1 = \delta_2$ .

*Proof.* By induction on  $i$ . The theorem is trivially true if  $i = 0$  and follows directly from Lemmas 4.1 and 4.2 for  $i = 1$ . Suppose

$$\delta \xrightarrow{1} \delta'_1 \xrightarrow{i-1} \delta_1 \quad \text{and} \quad \delta \xrightarrow{1} \delta'_2 \xrightarrow{i-1} \delta_2,$$

for some  $i > 1$ ,  $\delta'_1$  and  $\delta'_2$ . There are two possibilities.

Case 1.  $\delta \xrightarrow{out} \delta'_1$  and  $\delta \xrightarrow{out} \delta'_2$ . Then, by Lemma 4.1,  $\delta'_1 = \delta'_2$ , and by the induction hypothesis,  $\delta_1 = \delta_2$ .

Case 2.  $\delta \xrightarrow{nst} \delta'_1$  and  $\delta \xrightarrow{nst} \delta'_2$ . Then, by Lemma 4.2,  $\delta'_1 = \delta'_2$ , and by the induction hypothesis,  $\delta_1 = \delta_2$ . □

**Proposition 4.5.** If  $\delta \xrightarrow{i} \delta'_{nst}$  then, for all  $k \neq i$ , there is no  $\delta''_{nst}$  such that  $\delta \xrightarrow{k} \delta''_{nst}$ .

*Proof.* By contradiction on the hypothesis that there is such  $k$ . Let  $\delta \xrightarrow{i} \delta'_{nst}$ , for some  $i \geq 0$ . There are two cases.

Case 1. Suppose there are  $k > i$  and  $\delta''_{nst}$  such that  $\delta \xrightarrow{k} \delta''_{nst}$ . Then, by definition of  $\xrightarrow{k}$ ,

$$\delta \xrightarrow{i} \delta' \xrightarrow{i+1} \delta'_1 \xrightarrow{i+2} \dots \xrightarrow{k} \delta''_{nst}. \quad (1)$$

Since  $\delta' = \langle p', n, e' \rangle$  is nested-irreducible,  $e' = \varepsilon$  or  $p = @nop, break$  or  $isblocked(p', n)$ . In any of these cases, by the definition of  $\xrightarrow{nst}$ , there is no  $\delta'_1$  such that  $\delta' \xrightarrow{1} \delta'_1$ , which contradicts (1). Therefore, no such  $k$  can exist.

Case 2. Suppose there are  $k < i$  and  $\delta''_{nst}$  such that  $\delta \xrightarrow{k} \delta''_{nst}$ . Then, since  $i > k$ , by Case 1,  $\delta'$  cannot exist, which is absurd. Therefore, the assumption that there is such  $k$  is false. □

**Lemma 4.6.**

If  $\langle p_1, n, e \rangle \xrightarrow{nst} \langle p'_1, n, e' \rangle$ , for any  $p_2$ :

- (a)  $\langle p_1; p_2, n, e \rangle \xrightarrow{nst} \langle p'_1; p_2, n, e' \rangle$ .
- (b)  $\langle p_1 @loop p_2, n, e \rangle \xrightarrow{nst} \langle p'_1 @loop p_2, n, e' \rangle$ .
- (c)  $\langle p_1 @and p_2, n, e \rangle \xrightarrow{nst} \langle p'_1 @and p_2, n, e' \rangle$ .
- (d)  $\langle p_1 @or p_2, n, e \rangle \xrightarrow{nst} \langle p'_1 @or p_2, n, e' \rangle$ .

If  $\langle p_2, n, e \rangle \xrightarrow{i} \langle p'_2, n, e' \rangle$ , for any  $p_1$  such that  $isblocked(p_1, n)$ :

- (a)  $\langle p_1 @and p_2, n, e \rangle \xrightarrow{nst} \langle p_1 @and p'_2, n, e' \rangle$ .
- (b)  $\langle p_1 @or p_2, n, e \rangle \xrightarrow{nst} \langle p_1 @or p'_2, n, e' \rangle$ .

*Proof.* By induction on  $i$ .

- (a) The lemma is trivially true for  $i = 0$ , as  $p_1 = p'_1$ , and follows directly from **seq-adv** for  $i = 1$ . Suppose

$$\langle p_1, n, e \rangle \xrightarrow{1} \langle p'_1, n, e'' \rangle \xrightarrow{i-1} \langle p'_1, n, e' \rangle, \quad (2)$$

for some  $i > 1$ . Then  $\langle p'_1, n, e'' \rangle$  is not nested-irreducible, i.e.,  $e = \varepsilon$  and  $p \neq @nop, break$  and  $\neg isblocked(p'_1, n)$ .

By (2) and by **seq-adv**,

$$\langle p_1; p_2, n, e \rangle \xrightarrow{nst} \langle p'_1; p_2, n, e'' \rangle. \quad (3)$$

From (2), by the induction hypothesis,

$$\langle p'_1; p_2, n, e'' \rangle \xrightarrow{i-1} \langle p'_1; p_2, n, e' \rangle. \quad (4)$$

From (3) and (4),

$$\langle p_1; p_2, n, e \rangle \xrightarrow{nst} \langle p'_1; p_2, n, e' \rangle.$$

- (b) Similar to item (a).
- (c) Similar to item (a).
- (d) Similar to item (a).
- (e) The lemma is trivially true for  $i = 0$ , as  $p_2 = p'_2$ , and follows directly from **and-adv2** for  $i = 1$ . Suppose

$$\langle p_2, n, e \rangle \xrightarrow{1} \langle p'_2, n, e'' \rangle \xrightarrow{i-1} \langle p'_2, n, e' \rangle, \quad (5)$$

for some  $i > 1$ . Then  $\langle p'_2, n, e'' \rangle$  is not nested-irreducible.

By (5) and by **and-adv2**,

$$\langle p_1 @and p_2, n, e \rangle \xrightarrow{nst} \langle p_1 @and p'_2, n, e' \rangle. \quad (6)$$

From (5), by the induction hypothesis,

$$\langle p_1 @and p'_2, n, e'' \rangle \xrightarrow{i-1} \langle p_1 @or p'_2, n, e' \rangle. \quad (7)$$

From (6) and (7),

$$\langle p_1 \text{ @and } p_2, n, e \rangle \xrightarrow{i}_{nst} \langle p_1 \text{ @and } p'_2, n, e' \rangle.$$

(f) Similar to item (a).  $\square$

**Theorem 4.8.** For any  $\delta$  there is a  $\delta'_{\#nst}$  such that  $\delta \xrightarrow{*}_{nst} \delta'_{\#nst}$ .

*Proof.* By induction on the structure of programs. Let  $\delta = \langle p, n, \varepsilon \rangle$ . The theorem is trivially true if  $\delta$  is nested-irreducible, as by definition  $\delta \xrightarrow{0}_{nst} \delta$ . Suppose that is not the case. Then, depending on the structure of  $p$ , there are 11 possibilities. In each one of them, we show that such  $\delta'_{\#nst}$  indeed exists.

Case 1.  $p = \text{mem}(id)$ . Then, by **mem**,

$$\langle \text{mem}(id), n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle @nop, n, \varepsilon \rangle_{\#nst}.$$

Case 2.  $p = \text{emit}_{int}(e)$ . Then, by **emit-int**,

$$\langle \text{emit}_{int}(e), n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle @canrun(n), n, e \rangle_{\#nst}.$$

Case 3.  $p = @canrun(n)$ . Then, by **can-run**,

$$\langle @canrun(n), n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle @nop, n, \varepsilon \rangle_{\#nst}.$$

Case 4.  $p = \text{if mem}(id) \text{ then } p' \text{ else } p''$ . There are two subcases.

Case 4.1.  $\text{eval}(\text{mem}(id))$ . Then, by **if-true** and by the induction hypothesis, there is a  $\delta'$  such that

$$\langle \text{if mem}(id) \text{ then } p' \text{ else } p'', n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle p', n, e \rangle \xrightarrow{*}_{nst} \delta'_{\#nst}.$$

Case 4.2.  $\neg \text{eval}(\text{mem}(id))$ . Similar to Case 4.1.

Case 5.  $p = p'; p''$ . There are three subcases.

Case 5.1.  $p' = @nop$ . Then, by **seq-nop** and by the induction hypothesis, there is a  $\delta'$  such that

$$\langle @nop; p'', n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle p'', n, e \rangle \xrightarrow{*}_{nst} \delta'_{\#nst}.$$

Case 5.2.  $p' = \text{break}$ . Then, by **seq-brk**,

$$\langle \text{break}; p'', n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle \text{break}, n, \varepsilon \rangle_{\#nst}.$$

Case 5.3.  $p' \neq @nop, \text{break}$ . Then, by the induction hypothesis, there are  $p'_1$  and  $e$  such that

$$\langle p', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle p'_1, n, e \rangle_{\#nst}.$$

By item (a) of Lemma 4.6,

$$\langle p'; p'', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle p'_1; p'', n, e \rangle. \quad (8)$$

It remains to be shown that  $\langle p'_1; p'', n, e \rangle$  is nested-irreducible. There are four possibilities following from the fact that the simpler  $\langle p'_1, n, e \rangle$  is nested-irreducible.

Case 5.3.1.  $e \neq \varepsilon$ . Then, by the definition of  $\#nst$ , description  $\langle p'_1; p'', n, e \rangle$  is nested-irreducible.

Case 5.3.2.  $p'_1 = @nop$ . From (8),

$$\langle p'; p'', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle @nop; p'', n, e \rangle.$$

From this point on, this case is similar to Case 5.1.

Case 5.3.3.  $p'_1 = \text{break}$ . From (8),

$$\langle p'; p'', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle \text{break}; p'', n, e \rangle.$$

From this point on, this case is similar to Case 5.2.

Case 5.3.4.  $\text{isblocked}(p'_1, n)$ . Then, by definition,

$$\text{isblocked}(p'_1; p'', n) = \text{isblocked}(p'_1, n) = \text{true}.$$

Hence from (8) and by the definition  $\#nst$ , description  $\langle p'_1; p'', n, e \rangle$  is nested-irreducible.

Case 6.  $p = \text{loop } p'$ . Then, by item (b) of Assumption 4.7,

$$\langle \text{loop } p', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle p'_1, n, e \rangle, \quad (9)$$

for some  $e$  and  $p'_1$  such that either  $p'_1 = \text{break @loop } p'$  or  $\text{isblocked}(p'_1, n)$ .

Case 6.1.  $p'_1 = \text{break @loop } p'$ . From (9), by **loop-brk**,

$$\langle \text{loop } p', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle \text{break @loop } p', n, e \rangle \xrightarrow{1}_{nst} \langle @nop, n, e \rangle_{\#nst}.$$

Case 6.2.  $\text{isblocked}(p'_1, n)$ . Hence from (9) and by the definition of  $\#nst$ ,  $\langle p'_1, n, e \rangle_{\#nst}$ .

Case 7.  $p = p' @loop p''$ . There are three subcases.

Case 7.1.  $p' = @nop$ . Then, by **loop-nop**,

$$\langle @nop @loop p'', n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle \text{loop } p'', n, e \rangle.$$

From this point on, this case is similar to Case 6.

Case 7.2.  $p' = \text{break}$ . Then, by **loop-brk**,

$$\langle \text{break @loop } p'', n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle @nop, n, \varepsilon \rangle_{\#nst}.$$

Case 7.3.  $p' \neq @nop, \text{break}$ . Then, by the induction hypothesis, there are  $p'_1$  and  $e$  such that

$$\langle p', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle p'_1, n, e \rangle_{\#nst}.$$

By item (b) of Lemma 4.6,

$$\langle p' @loop p'', n, \varepsilon \rangle \xrightarrow{*}_{nst} \langle p'_1 @loop p'', n, e \rangle.$$

It remains to be show that  $\langle p'_1 @loop p'', n, e \rangle$  is nested-irreducible. The rest of this proof is similar to that of Case 5.3.

Case 8.  $p = p'$  and  $p''$ . Then, by **and-expd**,

$$\langle p' \text{ and } p'', n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle p' @and (@canrun(n); p''), n, \varepsilon \rangle.$$

From this point on, this case is similar to Case 9.

Case 9.  $p = p' @and p''$ . There are two subcases.

Case 9.1.  $\neg \text{isblocked}(p', n)$ . There are three subcases.

Case 9.1.1.  $p' = @nop$ . Then, by **and-nop1** and by the induction hypothesis, there is a  $\delta'$  such that

$$\langle @nop @and p'', n, \varepsilon \rangle \xrightarrow{1}_{nst} \langle p'', n, \varepsilon \rangle \xrightarrow{*}_{nst} \delta'_{\#nst}.$$

Case 9.1.2.  $p' = \text{break}$ . Then, by **and-brk1**,

$$\langle \text{break @and } p'', n, \varepsilon \rangle \quad (10)$$

$$\xrightarrow{1}_{nst} \langle \text{clear}(p''); \text{break}, n, \varepsilon \rangle.$$

From (10), by item (a) of Assumption 4.7 and by **seq-nop**,

$$\langle \text{clear}(p''); \text{break}, n, \varepsilon \rangle \xrightarrow[nst]{*} \langle @nop; \text{break}, n, \varepsilon \rangle \\ \xrightarrow[nst]{1} \langle \text{break}, n, \varepsilon \rangle_{\#nst}.$$

Case 9.1.3.  $p' \neq @nop, \text{break}$ . Then, by the induction hypothesis, there are  $p'_1$  and  $e$  such that

$$\langle p', n, \varepsilon \rangle \xrightarrow[nst]{*} \langle p'_1, n, e \rangle_{\#nst}.$$

By item (c) of Lemma 4.6,

$$\langle p' @and p'', n, \varepsilon \rangle \xrightarrow[nst]{*} \langle p'_1 @and p'', n, e \rangle.$$

It remains to be show that  $\langle p'_1 @and p'', n, e \rangle$  leads to an nested-irreducible description. There are four possibilities following from the fact that the simpler  $\langle p'_1, n, e \rangle$  is nested-irreducible.

1. If  $e \neq \varepsilon$  then, by definition,  $\langle p'_1 @and p'', n, e \rangle_{\#nst}$ .
2. If  $p'_1 = @nop$ , this case is similar to Case 9.1.1.
3. If  $p'_1 = \text{break}$ , this case is similar to Case 9.1.2.
4. If  $\text{isblocked}(p'_1, n)$ , this case is similar to Case 9.2.

Case 9.2.  $\text{isblocked}(p', n)$ . There are three subcases.

Case 9.2.1.  $p'' = @nop$ . Then, by **and-nop2**,

$$\langle p' @and @nop, n, \varepsilon \rangle \xrightarrow[nst]{1} \langle p', n, \varepsilon \rangle_{\#nst}.$$

Case 9.2.2.  $p'' = \text{break}$ . Then, by **and-brk2**,

$$\langle p' @and \text{break}, n, \varepsilon \rangle \xrightarrow[nst]{1} \langle \text{clear}(p'); \text{break}, n, \varepsilon \rangle.$$

From this point on, this case is similar to Case 9.1.2.

Case 9.2.3.  $p'' \neq @nop, \text{break}$ . Then, by the induction hypothesis, there are  $p''_1$  and  $e$  such that

$$\langle p'', n, \varepsilon \rangle \xrightarrow[nst]{*} \langle p''_1, n, e \rangle_{\#nst}.$$

By item (a) of Lemma 4.6,

$$\langle p' @and p'', n, \varepsilon \rangle \xrightarrow[nst]{*} \langle p' @and p''_1, n, e \rangle.$$

It remains to be show that  $\langle p' @and p''_1, n, e \rangle$  leads to an nested-irreducible description. There are four possibilities following from the fact that the simpler  $\langle p''_1, n, e \rangle$  is nested-irreducible.

1. If  $e \neq \varepsilon$  then, by definition,  $\langle p' @and p''_1, n, e \rangle_{\#nst}$ .
2. If  $p''_1 = @nop$ , this case is similar to Case 9.2.1.
3. If  $p''_1 = \text{break}$ , this case is similar to Case 9.2.2.
4. If  $\text{isblocked}(p''_1, n)$  then, as both sides are blocked, by definition,  $\langle p' @and p''_1, n, e \rangle_{\#nst}$ .

Case 10.  $p = p'$  or  $p''$ . Then, by **or-expd**,

$$\langle p' \text{ or } p'', n, \varepsilon \rangle \xrightarrow[nst]{1} \langle p' @or (@canrun(n); p''), n, \varepsilon \rangle.$$

From this point on, this case is similar to Case 11.

Case 11.  $p = p' @or p''$ . There are two subcases.

Case 11.1.  $\neg \text{isblocked}(p', n)$ . There are three subcases.

Case 11.1.1.  $p' = @nop$ . Then, by **or-nop1**,

$$\langle @nop @or p'', n, \varepsilon \rangle \xrightarrow[nst]{1} \langle \text{clear}(p''), n, \varepsilon \rangle. \quad (11)$$

From (11), by item (a) Assumption 4.7,

$$\langle \text{clear}(p''), n, \varepsilon \rangle \xrightarrow[nst]{*} \langle @nop, n, \varepsilon \rangle_{\#nst}.$$

Case 11.1.2.  $p' = \text{break}$ . Similar to Case 9.1.2.

Case 11.1.3.  $p' \neq @nop, \text{break}$ . Similar to Case 9.1.3.

Case 11.2.  $\text{isblocked}(p', n)$ . There are three subcases.

Case 11.2.1.  $p'' = @nop$ . Then, by **or-nop2**,

$$\langle p' @or @nop, n, \varepsilon \rangle \xrightarrow[nst]{1} \langle \text{clear}(p'), n, \varepsilon \rangle. \quad (12)$$

From (12), by item (a) of Assumption 4.7 and by definition of  $\text{clear}$ ,

$$\langle \text{clear}(p'), n, \varepsilon \rangle \xrightarrow[nst]{*} \langle @nop, n, \varepsilon \rangle_{\#nst}.$$

Case 11.2.2.  $p'' = \text{break}$ . Similar to Case 9.2.2.

Case 11.2.3.  $p'' \neq @nop, \text{break}$ . Similar to Case 9.2.3.  $\square$

**Lemma 4.12.**

- (a) If  $\delta \xrightarrow[\text{out}]{\text{push}} \delta'$  then  $\text{rank}(\delta) = \text{rank}(\delta')$ .
- (b) If  $\delta \xrightarrow[\text{out}]{\text{pop}} \delta'$  then  $\text{rank}(\delta) > \text{rank}(\delta')$ .

*Proof.* Let  $\delta = \langle p, n, e \rangle$ ,  $\delta' = \langle p', n', e' \rangle$ ,  $\text{rank}(\delta) = \langle i, j \rangle$ , and  $\text{rank}(\delta') = \langle i', j' \rangle$ .

- (a) Suppose  $\langle p, n, e \rangle \xrightarrow[\text{out}]{\text{push}} \langle p', n', e' \rangle$ . Then, by **push**,  $e \neq \varepsilon$ ,  $p' = \text{bcast}(p, e)$ ,  $n' = n + 1$ , and  $e' = \varepsilon$ . By Definition 4.10,  $j = n + 1$ , as  $e \neq \varepsilon$ , and  $j' = n + 1$ , as  $e' = \varepsilon$  and  $n' = n + 1$ ; hence  $j = j'$ . It remains to be shown that  $i = i'$ :

$$\begin{aligned} i &= \text{pot}(p, e) && \text{by Definition 4.10} \\ &= \text{pot}'(\text{bcast}(p, e)) && \text{by Definition 4.9} \\ &= \text{pot}'(p') && \text{since } p' = \text{bcast}(p, e) \\ &= \text{pot}'(\text{bcast}(p', \varepsilon)) && \text{by definition of } \text{bcast} \\ &= \text{pot}'(\text{bcast}(p', e')) && \text{since } e' = \varepsilon \\ &= \text{pot}(p', e') && \text{by Definition 4.9} \\ &= i' && \text{by Definition 4.10} \end{aligned}$$

Therefore,  $\langle i, j \rangle = \langle i', j' \rangle$ .

- (b) Suppose  $\langle p, n, e \rangle \xrightarrow[\text{out}]{\text{pop}} \langle p', n', e' \rangle$ . Then, by **pop**,  $p = p'$ ,  $n > 0$ ,  $n' = n - 1$ , and  $e = e' = \varepsilon$ . By Definition 4.9,  $\text{pot}(\text{bcast}(p, e)) = \text{pot}(\text{bcast}(p', e'))$ ; hence  $i = i'$ . And by Definition 4.10,  $j = n$ , as  $e = \varepsilon$ , and  $j' = n - 1$ , as  $e' = \varepsilon$  and  $n' = n - 1$ ; hence  $j > j'$ . Therefore,  $\langle i, j \rangle > \langle i', j' \rangle$ .  $\square$

**Lemma 4.13.** If  $\delta \xrightarrow[nst]{} \delta'$  then  $\text{rank}(\delta) \geq \text{rank}(\delta')$ .

*Proof.* We proceed by induction on the structure of  $\xrightarrow[nst]{}_{\text{derivation}}$ . Let  $\delta = \langle p, n, e \rangle$ ,  $\delta' = \langle p', n', e' \rangle$ ,  $\text{rank}(\delta) = \langle i, j \rangle$ ,

and  $rank(\delta') = \langle i', j' \rangle$ . By the hypothesis of the lemma, there is a derivation  $\pi$  such that

$$\pi \Vdash \langle p, n, e \rangle \xrightarrow{nst} \langle p', n', e' \rangle.$$

By definition of  $\xrightarrow{nst}$ ,  $e = \varepsilon$  and  $n = n'$ . Depending on the structure of program  $p$ , there are 11 possibilities. In each one of them we show that  $rank(\delta) \geq rank(\delta')$ .

*Case 1.*  $p = \text{mem}(id)$ . Then  $\pi$  is an instance of **mem**. Hence  $p' = @nop$  and  $e' = \varepsilon$ . Thus  $rank(\delta) = rank(\delta') = \langle 0, n \rangle$ .

*Case 2.*  $p = \text{emit}_{int}(e_1)$ . Then  $\pi$  is an instance of **emit-int**. Hence  $p' = @canrun$  and  $e' = e_1 \neq \varepsilon$ . Thus

$$rank(\delta) = \langle 1, n \rangle > \langle 0, n+1 \rangle = rank(\delta').$$

*Case 3.*  $p = @canrun(n)$ . Then  $\pi$  is an instance of **can-run**. Hence  $p' = @nop$  and  $e' = \varepsilon$ . Thus

$$rank(\delta) = rank(\delta') = \langle 0, n \rangle.$$

*Case 4.*  $p = \text{if } p \text{ then } p_1 \text{ else } p_2$ . There are two subcases.

*Case 4.1.*  $\text{eval}(\text{mem}(id))$ . Then  $\pi$  is an instance of **if-true**. Hence  $p' = p_1$  and  $e' = \varepsilon$ . Thus

$$\begin{aligned} rank(\delta) &= \langle \max\{pot'(p_1), pot'(p_2)\}, n \rangle \\ &\geq \langle pot'(p_1), n \rangle = rank(\delta'). \end{aligned}$$

*Case 4.2.*  $\neg \text{eval}(\text{mem}(id))$ . Similar to Case 4.1.

*Case 5.*  $p = p_1; p_2$ . There are three subcases.

*Case 5.1.*  $p_1 = @nop$ . Then  $\pi$  is an instance of **seq-nop**. Hence  $p' = p_2$  and  $e' = \varepsilon$ . Thus

$$\begin{aligned} rank(\delta) &= \langle pot'(p_1) + pot'(p_2), n \rangle \\ &\geq \langle pot'(p_2), n \rangle = rank(\delta'). \end{aligned}$$

*Case 5.2.*  $p_1 = \text{break}$ . Then  $\pi$  is an instance of **seq-brk**. Hence  $p' = p_1$  and  $e' = \varepsilon$ . Thus

$$rank(\delta) = rank(\delta') = \langle 0, n \rangle.$$

*Case 5.3.*  $p_1 \neq @nop, \text{break}$ . Then  $\pi$  is an instance of **seq-adv**. Hence there is a derivation  $\pi'$  such that

$$\pi' \Vdash \langle p_1, n, \varepsilon \rangle \xrightarrow{nst} \langle p'_1, n, e'_1 \rangle,$$

for some  $p'_1$  and  $e'_1$ . Thus  $p' = p'_1; p_2$  and  $e' = e'_1$ . By the induction hypothesis,

$$rank(\langle p_1, n, \varepsilon \rangle) \geq rank(\langle p'_1, n, e'_1 \rangle). \quad (13)$$

There are two subcases.

*Case 5.3.1.*  $e' = \varepsilon$  Then

$$\begin{aligned} rank(\delta) &= \langle pot'(p_1) + pot'(p_2), n \rangle \text{ and} \\ rank(\delta') &= \langle pot'(p'_1) + pot'(p_2), n \rangle. \end{aligned}$$

By (13),  $pot'(p_1) \geq pot'(p'_1)$ . Thus

$$rank(\delta) \geq rank(\delta').$$

*Case 5.3.2.*  $e' \neq \varepsilon$ . Then  $\pi'$  contains one application of **emit-int**, which consumes one  $\text{emit}_{int}(e')$  statement

from  $p_1$  and implies  $pot'(p_1) > pot'(p'_1)$ . Thus

$$\begin{aligned} rank(\delta) &= \langle pot'(p_1) + pot'(p_2), n \rangle \\ &> \langle pot'(p'_1) + pot'(p_2), n+1 \rangle = rank(\delta'). \end{aligned}$$

*Case 6.*  $p = \text{loop } p_1$ . Then  $\pi$  is an instance of **loop-expd**. Hence  $p' = p_1 @loop p_1$  and  $e' = \varepsilon$ . By item (b) of Assumption 4.7, all execution paths of  $p_1$  contain at least one occurrence of **break** or  $\text{await}_{ext}$ . Thus, by condition (+) in Definition 4.9,

$$rank(\delta) = rank(\delta') = \langle pot'(p_1), n \rangle.$$

*Case 7.*  $p = p_1 @loop p_2$ . There are three subcases.

*Case 7.1.*  $p_1 = @nop$ . Similar to Case 5.1.

*Case 7.2.*  $p_1 = \text{break}$ . Similar to Case 5.2.

*Case 7.3.*  $p_1 \neq @nop, \text{break}$ . Then  $\pi$  is an instance of **loop-adv**. Hence there is a derivation  $\pi'$  such that

$$\pi' \Vdash \langle p_1, n, \varepsilon \rangle \xrightarrow{nst} \langle p'_1, n, e'_1 \rangle,$$

for some  $p'_1$  and  $e'_1$ . Thus  $p' = p'_1 @loop p_2$  and  $e' = e'_1$ . There are two subcases.

*Case 7.3.1.*  $pot'(p) = pot'(p_1)$ . Then every execution path of  $p_1$  contains a **break** or  $\text{await}_{ext}$  statement. A single  $\xrightarrow{nst}$  cannot terminate the loop, since  $p_1 \neq \text{break}$ , nor can it consume an  $\text{await}_{ext}$ , which means that all execution paths in  $p'_1$  still contain a **break** or  $\text{await}_{ext}$ . Hence  $pot'(p') = pot'(p'_1)$ . The rest of this proof is similar to that of Case 5.3.

*Case 7.3.2.*  $pot'(p) = pot'(p_1) + pot'(p_2)$ . Then some execution path in  $p_1$  does not contain a **break** or  $\text{await}_{ext}$  statement. Since  $p_1 \neq @nop$ , a single  $\xrightarrow{nst}$  cannot restart the loop, which means that  $p'_1$  still contain some execution path in which a **break** or  $\text{await}_{ext}$  does not occur. Hence  $pot'(p') = pot'(p'_1) + pot'(p_2)$ . The rest of this proof is similar to that of Case 5.3.

*Case 8.*  $p = p_1$  and  $p_2$ . Then  $\pi$  is an instance of **and-expd**. Hence  $p' = p_1 @and (@canrun(n); p_2)$  and  $e' = \varepsilon$ . Thus

$$rank(\delta) = rank(\delta') = \langle pot'(p_1) + pot'(p_2), n \rangle.$$

*Case 9.*  $p = p_1 @and p_2$ . There are two subcases. stack level  $n$ .

*Case 9.1.*  $\neg \text{isblocked}(p_1, n)$ . There are three subcases.

*Case 9.1.1.*  $p_1 = @nop$ . Then  $\pi$  is an instance of **and-nop1**. Hence  $p' = p_2$  and  $e' = \varepsilon$ . Thus

$$rank(\delta) = rank(\delta') = \langle 0 + pot'(p_2), n \rangle.$$

*Case 9.1.2.*  $p_1 = \text{break}$ . Then  $\pi$  is an instance of **and-brk1**. Hence  $p' = \text{clear}(p_2); \text{break}$  and  $e' = \varepsilon$ . By item (a) of Assumption 4.7 and by the definition of  $\text{clear}$ ,  $\text{clear}(p_2)$  does not contain  $\text{emit}_{int}$  statements. Thus

$$rank(\delta) = rank(\delta') = \langle 0, n \rangle.$$

*Case 9.1.3.*  $p_1 \neq @nop, \text{break}$ . Then  $\pi$  is an instance of **and-adv1**. As  $p_1 \neq \text{break}$  and  $p_2 \neq \text{break}$  (otherwise **and-brk2** would have taken precedence), the rest of this proof is similar to that of Case 5.3.



Case 9.2.  $isblocked(p_1, n)$ . Similar to Case 9.1

Case 10.  $p = p_1$  or  $p_2$ . Then  $\pi$  is an instance of **or-expd**. Hence  $p' = p_1 @or (@canrun(n); p_2)$  and  $e' = \varepsilon$ . Thus

$$rank(\delta) = rank(\delta') = \langle pot'(p_1) + pot'(p_2), n \rangle.$$

Case 11.  $p = p_1 @or p_2$ . There are two subcases.

Case 11.1.  $\neg isblocked(p_1, n)$ . There are three subcases.

Case 11.1.1.  $p_1 = @nop$ . Then  $\pi$  is an instance of **or-nop1**. Hence  $p' = clear(p_2)$  and  $e' = \varepsilon$ . By item (a) of Assumption 4.7 and by the definition of  $clear$ ,  $p'$  does not contain  $emit_{int}$  statements. Thus

$$rank(\delta) = rank(\delta') = \langle 0, n \rangle.$$

Case 11.1.2.  $p_1 = break$ . Similar to Case 9.1.2.

Case 11.1.3.  $p_1 \neq @nop, break$ . Similar to Case 9.1.3.

Case 11.2.  $isblocked(p_1, n)$ . Similar to Case 11.1.  $\square$

**Theorem 4.14.** *If  $\delta \xrightarrow{*}_{nst} \delta'$  then  $rank(\delta) \geq rank(\delta')$ .*

*Proof.* If  $\delta \xrightarrow{*}_{nst} \delta'$  then  $\delta \xrightarrow{i}_{nst} \delta'$ , for some  $i$ . We proceed by induction on  $i$ . The theorem is trivially true for  $i = 0$  and follows directly from Lemma 4.13 for  $i = 1$ . Suppose  $\delta \xrightarrow{1}_{nst} \delta'_1 \xrightarrow{i-1}_{nst} \delta'$ , for some  $i > 1$  and  $\delta'_1$ . Thus, by Lemma 4.13 and by the induction hypothesis,

$$rank(\delta) \geq rank(\delta'_1) \geq rank(\delta'). \quad \square$$

**Theorem 4.15 (Termination).** *For any  $\delta$ , there is a  $\delta'_\#$  such that  $\delta \xrightarrow{*} \delta'_\#$ .*

*Proof.* By lexicographic induction on  $rank(\delta)$ . Let  $\delta = \langle p, n, e \rangle$  and  $rank(\delta) = \langle i, j \rangle$ .

*Basis.* If  $\langle i, j \rangle = \langle 0, 0 \rangle$  then  $\delta$  cannot be advanced by  $\xrightarrow{out}$ , as  $j = 0$  implies  $e = \varepsilon$  and  $n = 0$  (neither **push** nor **pop** can be applied). There are two possibilities: either  $\delta$  is nested irreducible or it is not. In the first case, the theorem is trivially true, as  $\delta \xrightarrow{0}_{nst} \delta_{\#nst}$ . Suppose  $\delta$  is not nested irreducible. Then, by Theorem 4.8,  $\delta \xrightarrow{*}_{nst} \delta'_{\#nst}$ , for some  $\delta'_{\#nst}$ . By Theorem 4.14,

$$\langle i, j \rangle = \langle 0, 0 \rangle \geq rank(\delta'),$$

which implies  $rank(\delta') = \langle 0, 0 \rangle$ .

*Induction.* Let  $\langle i, j \rangle \neq \langle 0, 0 \rangle$ . There are two subcases.

Case 1.  $\delta$  is nested-irreducible. There are two subcases.

Case 1.1.  $j = 0$ . By Definition 4.11,  $\delta_\#$ . Thus  $\delta \xrightarrow{0} \delta_\#$ .

Case 1.2.  $j > 0$ . There are two subcases. event.

Case 1.2.1.  $e \neq \varepsilon$ . Then, by **push** and by Theorem 4.8, there are  $\delta'_1$  and  $\delta'_{\#nst} = \langle p', n+1, e' \rangle$  such that

$$\delta \xrightarrow{push}_{out} \delta'_1 \xrightarrow{*}_{nst} \delta'_{\#nst}.$$

Thus, by item (a) of Lemma 4.12 and by Theorem 4.14,

$$\begin{aligned} rank(\delta) &= rank(\delta'_1) = \langle i, j \rangle \\ &\geq rank(\delta') = \langle i', j' \rangle. \end{aligned}$$

If  $e' = \varepsilon$ , then  $i = i'$  and  $j = j'$ , and the rest of this proof is similar to that of Case 1.2.2. Otherwise, if  $e' \neq \varepsilon$  then  $i > i'$ , since an  $emit_{int}(e')$  was consumed by the nested transitions. Thus,

$$rank(\delta) > rank(\delta').$$

By the induction hypothesis,  $\delta' \xrightarrow{*} \delta''_\#$ , for some  $\delta''_\#$ . Therefore,  $\delta \xrightarrow{*} \delta''_\#$ .

Case 1.2.2.  $e = \varepsilon$ . Then, since  $j > 0$ ,  $\delta \xrightarrow{pop}_{out} \delta'$ , for some  $\delta''$ . By item (b) of Lemma 4.12,

$$rank(\delta) > rank(\delta').$$

Hence by the induction hypothesis, there is a  $\delta''_\#$  such that  $\delta' \xrightarrow{*} \delta''_\#$ . Therefore,  $\delta \xrightarrow{*} \delta''_\#$ .

Case 2.  $\delta$  is not nested-irreducible. Then  $e = \varepsilon$  and, by Theorems 4.8 and 4.14, there is a  $\delta'_{\#nst}$  such that  $\delta \xrightarrow{*}_{nst} \delta'_{\#nst}$  with  $rank(\delta) \geq rank(\delta'_{\#nst})$ . The rest of this proof is similar to that of Case 1.  $\square$

## Acknowledgments

This work was supported by the Serrapilheira Institute (grant number Serra-1708-15612).

## References

- [1] A. Adya et al. Cooperative task management without manual stack management. In *Proceedings of ATEC'02*, pages 289–302. USENIX Association, 2002.
- [2] S. Andalam, P. Roop, and A. Girault. Predictable multithreading of embedded applications using PRET-C. In *Proceeding of MEMOCODE'10*, pages 159–168. IEEE, 2010.
- [3] A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic, and R. D. Simone. The synchronous languages twelve years later. In *Proceedings of the IEEE*, volume 91, pages 64–83, Jan 2003.
- [4] G. Berry. Preemption in concurrent systems. In *FSTTCS*, volume 761 of *LNCs*, pages 72–93. Springer, 1993.
- [5] G. Berry. *The Constructive Semantics of Pure Esterel (draft version 3)*. Ecole des Mines de Paris and INRIA, 1999.
- [6] G. Berry. *The Esterel-V5 Language Primer*. CMA and Inria, Sophia-Antipolis, France, June 2000. Version 5.10, Release 2.0.
- [7] T. Bourke and A. Sowmya. Delays in esterel. page 55, 2009.
- [8] F. Boussinot. Reactive c: An extension of c to program reactive systems. *Software: Practice and Experience*, 21(4):401–428, 1991.
- [9] F. Boussinot and R. De Simone. The Esterel language. *Proceedings of the IEEE*, 79(9):1293–1304, Sep 1991.
- [10] R. de Simone, J.-P. Talpin, and D. Potop-Butucaru. The synchronous hypothesis and synchronous languages. In R. Zurawski, editor, *Embedded Systems Handbook*. 2005.
- [11] A. Dunkels, O. Schmidt, T. Voigt, and M. Ali. Protothreads: simplifying event-driven programming of memory-constrained embedded systems. In *Proceedings of SenSys'06*, pages 29–42. ACM, 2006.
- [12] D. Harel and A. Naamad. The STATEMATE semantics of statecharts. *ACM Transactions on Software Engineering and Methodology*, 5(4):293–333, 1996.
- [13] M. Karpinski and V. Cahill. High-level application development is realistic for wireless sensor networks. In *Proceedings of SECON'07*, pages 610–619, 2007.
- [14] I. Maier, T. Rompf, and M. Odersky. Deprecating the observer pattern. Technical report, 2010.

- [15] ORACLE. Java thread primitive deprecation. <http://docs.oracle.com/javase/6/docs/technotes/guides/concurrency/threadPrimitiveDeprecation.html> (accessed in Aug-2014), 2011.
- [16] G. D. Plotkin. A structural approach to operational semantics. Technical Report 19, Computer Science Departement, Aarhus University, Aarhus, Denmark, 1981.
- [17] G. Salvaneschi et al. Rescala: Bridging between object-oriented and functional style in reactive applications. In *Proceedings of Modularity'13*, pages 25–36. ACM, 2014.
- [18] F. Sant’anna, R. Ierusalimschy, N. Rodriguez, S. Rossetto, and A. Branco. The design and implementation of the synchronous language cÉu. *ACM Trans. Embed. Comput. Syst.*, 16(4):98:1–98:26, July 2017.
- [19] F. Sant’Anna, N. Rodriguez, and R. Ierusalimschy. Structured Synchronous Reactive Programming with Céu. In *Proceedings of Modularity'15*, 2015.
- [20] F. Sant’Anna, N. Rodriguez, R. Ierusalimschy, O. Landsiedel, and P. Tsigas. Safe System-level Concurrency on Resource-Constrained Nodes. In *Proceedings of SenSys'13*. ACM, 2013.
- [21] R. Santos, G. Lima, F. Sant’Anna, and N. Rodriguez. Céu-Media: Local Inter-Media Synchronization Using Céu. In *Proceedings of WebMedia'16*, pages 143–150, New York, NY, USA, 2016. ACM.
- [22] M. von der Beeck. A comparison of statecharts variants. In *Proceedings of FTRTFT'94*, pages 128–148. Springer, 1994.
- [23] R. von Hanxleden. Synccharts in c: a proposal for light-weight, deterministic concurrency. In *Proceedings EMSOFT'09*, pages 225–234. ACM, 2009.