


1. Description of the 3-bit adder circuit implementation:

The solution shown is a 3-bit serial full adder. The circuit is using 6 input bits, 3 for input variable a and 3 bits for input variable b . Furthermore, 1 carry bit and 2 working bits are used.

In difference to Figure 1, shown in lecture 08 – memristive in memory computing, we decided to only take two working bits into considerations. As shown in Figure 2, the implementation for a full adder algorithm for a serial computation is only using s_1 and s_2 . Our tests have shown that nevertheless correct results were achieved.

SERIAL TOPOLOGY



❖ Small: $2n + 3$

[C19] IEEE CCECE 2017

❖ Slow: $22n$

24

Figure 1: serial topology memristor full adder

FULL ADDER ALGORITHM

Implementing our improved Full-adder algorithm results as follow:

Step	Operation	Equivalent logic	Step	Operation	Equivalent logic
1	$s_1 = 0$	FALSE (s_1)	11	$c \rightarrow s_1 = s_1'$	NOT (c)
2	$s_2 = 0$	FALSE (s_2)	12	$s_2'' \rightarrow c = c'$	$(a \rightarrow \text{NOT}(b)) \rightarrow c$
3	$a \rightarrow s_1 = s_1'$	NOT (a)	13	$a'' \rightarrow s_1' = s_1''$	NOT(XOR(a, b)) \rightarrow NOT(c)
4	$b \rightarrow s_2 = s_2'$	NOT (b)	14	$a = 0$	FALSE (a)
5	$s_1' \rightarrow b = b'$	NOT(a) $\rightarrow b$	15	$s_1'' \rightarrow a = a'$	NOT [NOT(XOR(a, b)) \rightarrow NOT(c)]
6	$a \rightarrow s_2' = s_2''$	$a \rightarrow \text{NOT}(b)$	16	$s_2 = 0$	FALSE (s_2)
7	$a = 0$	FALSE (a)	17	$c' \rightarrow s_2 = s_2'$	NOT [$(a \rightarrow \text{NOT}(b)) \rightarrow c$]
8	$b' \rightarrow a = a'$	NOT (NOT (a) $\rightarrow b$)	18	$b' \rightarrow s_2' = s_2''$	(NOT(a) $\rightarrow b$) \rightarrow NOT [$(a \rightarrow \text{NOT}(b)) \rightarrow c$]
9	$s_2'' \rightarrow a' = a''$	NOT (XOR (a, b))	19	$b' \rightarrow c' = c''$	(NOT(a) $\rightarrow b$) \rightarrow [$(a \rightarrow \text{NOT}(b)) \rightarrow c$]
10	$s_1 = 0$	FALSE (s_1)			
20	$c'' \rightarrow a' = a''$	{(NOT(a) $\rightarrow b$) \rightarrow [$(a \rightarrow \text{NOT}(b)) \rightarrow c$]} \rightarrow {NOT [NOT(XOR(a, b)) \rightarrow NOT(c)]} = SUM			
21	$c = 0$	FALSE (c)			
22	$s_2'' \rightarrow c = c'$	NOT{(NOT(a) $\rightarrow b$) \rightarrow NOT [$(a \rightarrow \text{NOT}(b)) \rightarrow c$]} = Carry Out			

Figure 2: full adder algorithm




Figure 3: implementation 3-bit full adder

Figure 3 shows the implementation in LT Spice for a 3-bit serial full adder circuit. The circuit is implemented in a serial way.

In this circuit the flow of computation is as follows: First the sum of bit a1, b1 and Carry is calculated, the result is written back to a1. Afterwards carry is newly calculated for the next iteration.

Iterations 2 and 3 are doing the exact same, except for bits a2, b2, a3 and b3.

The result is stored in a1-a3 and carry.

Following is the complete imply logic for this circuit.

```

s1 = 0
s2 = 0
a1 -> s1 = s1'
b1 -> s2 = s2'
s1' -> b1 = b1'
a1 -> s2' = s2''
a1 = 0
b1' -> a1 = a1'
s2'' -> a1' = a1''
s1 = 0
c -> s1 = s1'
s2'' -> c = c'
a1'' -> s1' = s1''
a1 = 0
s1'' -> a1 = a'
s2 = 0
c' -> s2 = s2'
b1' -> s2' = s2''
b1' -> c' = c'' first two bit added

```

$s1 = 0$
 $s2 = 0$
 $a2 \rightarrow s1 = s1'$
 $b2 \rightarrow s2 = s2'$
 $s1' \rightarrow b2 = b2'$
 $a2 \rightarrow s2' = s2''$
 $a2 = 0$
 $b2' \rightarrow a2 = a2'$
 $s2'' \rightarrow a2' = a2''$
 $s1 = 0$
 $c \rightarrow s1 = s1'$
 $s2'' \rightarrow c = c'$
 $a2'' \rightarrow s1' = s1''$
 $a2 = 0$
 $s1'' \rightarrow a2 = a2'$
 $s2 = 0$
 $c' \rightarrow s2 = s2'$
 $b2' \rightarrow s2' = s2''$
 $b2' \rightarrow c' = c''$ second two bit added

$s1 = 0$
 $s2 = 0$
 $a3 \rightarrow s1 = s1'$
 $b3 \rightarrow s2 = s2'$
 $s1' \rightarrow b3 = b3'$
 $a3 \rightarrow s2' = s2''$
 $a3 = 0$
 $b3' \rightarrow a3 = a3'$
 $s2'' \rightarrow a3' = a3''$
 $s1 = 0$
 $c \rightarrow s1 = s1'$
 $s2'' \rightarrow c = c'$
 $a3'' \rightarrow s1' = s1''$
 $a3 = 0$
 $s1'' \rightarrow a3 = a3'$
 $s2 = 0$
 $c' \rightarrow s2 = s2'$
 $b3' \rightarrow s2' = s2''$
 $b3' \rightarrow c' = c''$ third two bit added

final result in $a1, a2, a3, c$

2. Input and Output




Figure 4: input Output

Figure 4 shows all the relevant input and output signals in the circuit for the 4 computational phases.

1. Loading data
2. Compute first stage
3. Compute second stage
4. Compute third stage

3. Tests:

To check the correct behaviour of the circuit, six tests were run.

3.1 Test 1:




Figure 5: Test 1

Test 1 loads at the beginning following data:

$a(2:0) = 3'b000$

$b(2:0) = 3'b111$

$C = 0$

On the output a result of $a(2:0) = 3'b111$ and $Cout = 0$ can be observed

The result is correct.

3.2 Test 2




Figure 6: Test 2

Test 2 loads at the beginning following data:

$a(2:0) = 3'b100$

$b(2:0) = 3'b111$

$C = 0$

On the output a result of $a(2:0) = 3'b011$ and $Cout = 1$ can be observed

The result is correct.

3.3 Test 3




Figure 7: Test 3

Test 3 loads at the beginning following data:

$$a(2:0) = 3'b111$$

$$b(2:0) = 3'b111$$

$$C = 1$$

On the output a result of $a(2:0) = 3'b111$ and $C_{out} = 1$ can be observed

The result is correct.

3.4 Test 4




Figure 8: Test 4

Test 4 loads at the beginning following data:

$a(2:0) = 3'b111$

$b(2:0) = 3'b111$

$C = 0$

Out = 110

Cout = 1

On the output a result of $a(2:0) = 3'b110$ and Cout = 1 can be observed

The result is correct.

3.5 Test 5




Figure 9: Test 5

Test 5 loads at the beginning following data:

$$a(2:0) = 3'b100$$
$$b(2:0) = 3'b100$$
$$C = 0$$

Out = 110

Cout = 1

On the output a result of $a(2:0) = 3'b000$ and $Cout = 1$ can be observed

The result is correct.

3.6 Test 6




Figure 10: Test 6

Test 5 loads at the beginning following data:

$$a(2:0) = 3'b000$$
$$b(2:0) = 3'b000$$
$$C = 0$$

Out = 110

Cout = 1

On the output a result of $a(2:0) = 3'b000$ and $Cout = 0$ can be observed

The result is correct.

4. Summary

The tests showed that the circuit is working as accurate as expected, no failures could be found.

During design of the circuit it came up that for each round of calculation the same steps need to be done. For sure this implementation can be optimised for higher speeds.

List of illustration

Figure 1: serial topology memristor full adder	1
Figure 2: full adder algorithm	1
Figure 3: implementation 3-bit full adder	2
Figure 4: input Output	4
Figure 5: Test 1	5
Figure 6: Test 2	6
Figure 7: Test 3	7
Figure 8: Test 4	8
Figure 9: Test 5	9
Figure 10: Test 6	10

Source directory

Figure 1: lecture 08 – memristive in-memory computing by Prof. Dr. Nima Taherinejad slide 24 (6.12.2024)

Figure 2: lecture 08 – memristive in-memory computing by Prof. Dr. Nima Taherinejad slide 25 (6.12.2024)

All other pictures are created by the authors.