# DSL-Based Hardware Generation with Scala: Example Fast Fourier Transforms and Sorting Networks

FRANÇOIS SERRE, Department of Computer Science, ETH Zurich MARKUS PÜSCHEL, Department of Computer Science, ETH Zurich

We present a hardware generator for computations with regular structure including the fast Fourier transform (FFT), sorting networks, and others. The input of the generator is a high-level description of the algorithm; the output is a token-based, synchronized design in the form of RTL-Verilog. Building on prior work, the generator uses several layers of domain-specific languages (DSLs) to represent and optimize at different levels of abstraction to produce a RAM- and area-efficient hardware implementation. Two of these layers and DSLs are novel. The first one allows the use and domain-specific optimization of state-of-the-art streaming permutations. The second DSL enables the automatic pipelining of a streaming hardware dataflow and the synchronization of its data-independent control signals. The generator including the DSLs are implemented in Scala, leveraging its type system, and uses concepts from lightweight modular staging (LMS) to handle the constraints of streaming hardware. Particularly, these concepts offer genericity over hardware number representation, including seamless switching between fixed-point arithmetic and FloPoCo generated IEEE floating-point operators, while ensuring type-safety. We show benchmarks of generated FFTs, sorting networks and Walsh-Hadamard transforms that outperform prior generators.

CCS Concepts: • Hardware  $\rightarrow$  Digital signal processing; Application specific integrated circuits; High-level and register-transfer level synthesis;

Additional Key Words and Phrases: Fast Fourier transform, Sorting network, Walsh-Hadamard transform, IP core, Streaming datapaths, Hardware generation, Scala

#### **ACM Reference Format:**

## 1 INTRODUCTION

Many algorithms used in hardware applications in signal processing, communication, and other domains, share a common structure consisting of a network of small processing elements. The most prominent example is the so-called butterfly network implementing a fast Fourier transform (FFT). It consists of stages of parallel and almost identical blocks (the butterflies) that operate on two inputs with data permutations in between (see Fig. 1a). Many other important function have similar algorithms, with different blocks and different intermittent permutations. Examples include the Walsh-Hadamard transform (WHT) [1], fast cosine and sine transforms [2], sorting networks (SNs) [3, 4], and permutation networks [5–10].

Authors' addresses: François Serre, Department of Computer Science, ETH Zurich, serref@inf.ethz.ch; Markus Püschel, Department of Computer Science, ETH Zurich, pueschel@inf.ethz.ch.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2018 Association for Computing Machinery.

1936-7406/2018/1-ART1 \$15.00

https://doi.org/10.1145/nnnnnnn.nnnnnnn




Fig. 1. Radix-2 Pease-FFT datapaths (each from right to left) operating on  $2^n = 8$  elements with different types of folding [17]. In (a), the design is not folded and consists of 3 stages (each comprising a perfect-shuffle permutation, an array of butterflies  $F_2$  and an element-wise multiplication by constants), followed by a bitreversal permutation. (b) is horizontally folded: it implements only one instance of this stage that processes the dataset iteratively. (c) is vertically folded: the dataset is input *streamed* in chunks of  $2^k = 4$  elements (the *streaming width*) that enter during  $2^t = 2$  consecutive cycles, where n = t + k. (d) combines both types of folding.




Fig. 2. Radix-2 Pease-FFT dataflow operating with fused permutations.

The regular structure offers much flexibility in their hardware implementations and thus there has been extensive work, most focusing on the FFT [11–20]. In particular, [17, 20–22] propose generators for FFTs and sorting networks that are capable of producing an entire design space of implementations with different trade-offs in performance and resource consumption. These generators are built as a back-end of Spiral, a generator of signal processing libraries tuned for a specific platform [23], and operate with different algorithms represented in a domain specific language (DSL) called SPL. They exploit different symmetries (or regularities) of these algorithms to *fold* them temporally (*iterative reuse*, a given dataset is processed several times by the same hardware components, as in Fig. 1b) or spatially (*streaming reuse*; a given dataset is split into chunks that are processed over several cycles, as in Fig 1c), or both (Fig. 1d) to obtain a space of relevant designs. The desired design is then output as RTL-Verilog.

However, the state of the art of the different components needed in these algorithms continues to improve. As examples, FloPoCo [24] provides an open-source generator for pipelined floating-point arithmetic with arbitrary precision, streaming implementations of linear permutations (represented as dark blue boxes in Fig. 1) now achieve proven optimality in terms of latency, routing complexity

(number of multiplexers used) and memory used (total memory capacity and number of RAM banks) [25–27], and a new architecture (Fig. 2) further reduces RAM usage in some cases by fusing permutations [28]. However, no generator to date combines these features with the flexibility offered by [17, 22]. One possible cause is the difficulty of programming a generator capable of mapping a high-level design (as in Figs. 1 and 2) to a concrete RTL implementation. Some of the challenges are discussed next.

**Mismatch of hardware and software datatypes.** A first difficulty, common among high-level synthesis (HLS) tools, is the wide diversity of possible datatypes that hardware designs offer. The precision of (unsigned or signed) integers or fixed point numbers is arbitrary, in contrast to a small set of choices in software. The same applies to floating-point arithmetic, ranging from IEEE754 to the space covered by FloPoCo [24], which offers variable mantissa and exponent width.

Two different evaluation times. A second issue is that a given function may need to be either evaluated during design generation or implemented in the resulting design, or even partially evaluated during generation and partially implemented.

For instance, the FFT involves multiplications with a set of constants, called *twiddle factors*. A twiddle factor  $t_{i,j}$  is a complex number that depends on two parameters: the index i of the element, and the index of the computation stage j (see Fig. 1a). In the case of non-iterative designs (Figs. 1a and 1c), the parameter j is known at generation time, while in iterative scenarios (Figs. 1b and 1d), the design would need to implement a *counter* counting the number of datasets that were already processed by the stage. Similarly, the parameter i is known at generation-time for non-streaming designs (Figs. 1a and 1b) for each different multiplier, while in streaming designs (Figs. 1c and 1d), i depends on the multiplier position, and on a *timer* that counts the number of cycles elapsed since the dataset began to enter. As the computation of a twiddle factor would typically involve a ROM containing different possible values, it is essential to exploit during generation as much as possible the structure of i and j to reduce ROM consumption and DSP slices in case of trivial multiplications.

A typical solution for handling this problem consists of writing and maintaining different versions for each different scenario, which is error-prone and time consuming.

**Synchronization issues.** The design requires pipelining to handle the frequency required by the user. Keeping the example of twiddle factors, an inspection of different FFT algorithms shows that many constants are 1, i (=  $\sqrt{-1}$ ) or -i, which results in a trivial multiplication that does not require pipelining. However, it is necessary in this case to add supplementary registers if another non-trivial multiplication exists, to keep the whole dataset synchronized.

Additionally, if the twiddle factor computation is done in hardware, it may also require pipelining. As this computation is independent of the input to the FFT, it is possible to initiate it in advance to avoid impacting the global latency of the design. However, this requires precise cycle tracking to trigger the counter and the timer at the appropriate time.

**Handling the latency.** As some of the designs produced use a loop (Figs. 1b, 1d, and 2), special attention must be paid to guarantee that the latency of the inner structure is long enough to avoid collision between the tail and the head of a given dataset. Additionally, this inner latency determines the minimal time separating two datasets, which must be reported to the user.

**Contributions.** We address the above problems with a novel hardware generator for algorithms with a regular network structure. This self-contained generator employs a systematic design leveraging features provided by Scala, a modern multi-paradigm language:

We present a hardware generator for a design space of FFTs, WHTs, and variants of Batcher-SNs. This generator is implemented in Scala [29] and leverages Scala's facilities for embedding DSLs, concepts from lightweight modular staging (LMS) [30] to perform optimization at the DSL levels, and Scala's type system to offer the flexibility and modularity discussed above.




Fig. 3. The different layers of our generator.

While we focus on FFTs, WHTs, and SNs, the generator is extensible to other algorithms with regular structure including the examples mentioned before.

- In the generator we use two novel DSLs to facilitate streaming optimizations.
- We benchmark against prior generators, and show significant improvements in flexibility, while keeping a comparable performance/resource trade-off.
- We provide access to our generator through a web interface at [31], and provide source code at [32].

This paper extends our preliminary work presented in [33], which only supported FFTs. Furthermore, we provide a detailed description of an additional layer of our generator, the Streaming-block DSL (Section 4), and generally a much more detailed description of the actual implementation.

## **2 GENERATION PIPELINE**

In this paper we will refer to all functions that our generator implements as transforms. These include the discrete Fourier transform, the Walsh-Hadamard transform, and sorting networks. Our proposed generator receives as input the desired transform, its size (a power of two), and some parameters that control the design space (e.g., streaming width, iterative reuse applied or not, hardware arithmetic representation). The output is the corresponding design in the form of RTL Verilog. The generation process consists of the three layers pictured in Fig. 3. Each of these layers employs a DSL to represent, manipulate, and optimize the algorithm at different levels of abstraction. Each DSL is implemented as embedded DSL inside Scala, and staging is used to allow manipulation. We first give a brief overview and then discuss the last two layers in greater detail in subsequent sections.

## 2.1 SPL

The first step for generating a hardware implementation consists of choosing a suitable algorithm. Following [17], we represent these algorithms as *breakdown rules* that decompose a large transformation into smaller ones. These rules are represented using SPL, a mathematical language that represents linear algebra operations by matrices and operators on these matrices [23??]. We introduce next SPL, and describe the rules we use for the different transforms we consider. Our implementation of this DSL in Scala is similar as in [34], and includes the operators in Table 1. Higher-order operators are used to recursively construct algorithms from first-order operators.

Operator	Description	
First-order operator		
$\mathrm{DFT}_{2^n}$	Discrete Fourier transform for input size $2^n$	
$WHT_{2^n}$	Walsh-Hadamard transform for input size $2^n$	
$SN_{2^n}$	Sorting network for $2^n$ inputs	
$\pi(P)$	Linear permutation associated with the invertible bit-matrix $P$ [25]	
$T_i, T_i'$	Twiddle factors	
$X_2^c$	Configurable two-input sorter	
Higher-order operat	or	
$A \cdot B$	Composition of operators <i>A</i> and <i>B</i>	
$\prod_i A_i$	Enumerated composition of operators $A_i$	
$\bigoplus_{i} A_{i}$	Enumerated direct sum (parallel composition) of operators $A_i$	

Table 1. SPL operators used in our generator.

**DFT.** Computing a *discrete Fourier transform* (DFT) of a discrete signal of  $2^n$  elements  $x = (x_i)_{0 \le i < 2^n} \in \mathbb{C}^{2^n}$  amounts to multiplying it with a matrix DFT<sub>2</sub><sup>n</sup>:

$$y = DFT_{2^n} \cdot x$$
, where  $DFT_{2^n} = [\omega^{ij}]_{0 \le i,j < 2^n}$ , with  $\omega = e^{-2i\pi/2^n}$ .

In SPL, a DFT on  $2^n$  points is represented by the corresponding  $2^n \times 2^n$  matrix DFT<sub>2</sub><sup>n</sup>.

An FFT algorithm as the one used in Fig. 1, the constant-geometry radix- $2^r$  Pease FFT [35], corresponds to rewriting this matrix as the following product of sparse matrices:

$$DFT_{2^n} = \pi(J_n^r) \cdot \prod_{\ell=0}^{n/r-1} \left( T_{n/r-\ell-1} \cdot \left( \bigoplus_{i=1}^{2^{n-r}} DFT_{2^r} \right) \cdot \pi(S_n^r) \right). \tag{1}$$

The factors in the iterative product in (1) correspond to the stages in Fig. 1a. In each step there is first a permutation  $\pi(S_n^r)$  (the stride-by- $2^r$  permutation), followed by parallel butterflies  $\bigoplus$  DFT<sub>2</sub> $^r$ , followed by twiddle factors  $T_i$ . At the end is the radix- $2^r$ -reversal permutation  $\pi(J_n^r)$ . The product of matrices corresponds to the composition of the corresponding steps.

The permutations are denoted with  $\pi(P)$ , which indicates that they are *linear*, i.e., that they map linearly the binary representation of their indices (P is the matrix that represents this linear mapping) [25, 36].  $\pi(J_n^r)$  and  $\pi(S_n^r)$  are, respectively, the radix- $2^r$ -reversal, and the stride-by- $2^r$  permutation).  $T_\ell$  is a diagonal matrix that performs element-wise complex multiplications with the twiddle-factors<sup>1</sup>,

 $\prod$  and  $\bigoplus$  are respectively the enumerated product and direct sum:

$$\prod_{i=0}^{n-1} M_i = M_0 \cdot M_1 \dots M_{n-1}, \text{ and } \bigoplus_{i=0}^{n-1} M_i = \begin{pmatrix} M_0 & & & \\ & M_1 & & \\ & & \ddots & \\ & & & M_{n-1} \end{pmatrix}.$$

 $<sup>1 = \</sup>bigoplus_{i=0}^{2^{n-r}-1} \bigoplus_{j=0}^{2^{r}-1} \omega^{j \cdot i_{(r\ell)}}$ , where  $\omega$  is the principal  $2^n$ -th root of unity, and  $i_{(r\ell)}$  means that the  $r\ell$  least significant bits of i have been set to 0



Fig. 4. A column of 4 parallel butterflies.




Fig. 5. Radix-2 Cooley-Tukey FFT datapaths operating on  $2^n = 8$  elements. This algorithm is used when iterative reuse is not enabled, as the permutations involved require less resources when streamed.

For example,  $\bigoplus_{i=1}^{2^{n-r}} \text{DFT}_{2^r}$  represents  $2^{n-r}$  parallel DFTs of size  $2^r$  each. A column of 4 parallel butterflies as in Fig. 4 is therefore represented by

$$\bigoplus_{i=1}^{4} DFT_2, \text{ where } DFT_2 = \begin{pmatrix} 1 & 1 \\ 1 & -1 \end{pmatrix}.$$

As only the twiddle factors depend on  $\ell$ , i.e., change in the iterative product in (1), the Pease FFT algorithm is well suited for iterative reuse. However, for designs with streaming reuse only, or for the generation of the base case  $2^r$ -FFT, the radix- $2^r$  Cooley-Tukey FFT (see Fig. 5) is used instead, as the permutations it requires use less resources than for a Pease FFT.

$$DFT_{2^n} = \pi(S_n^{n-r}) \cdot \left( \prod_{\ell=0}^{n/r-1} (\bigoplus_{i=1}^{2^{n-r}} DFT_{2^r}) \cdot T_{\ell}' \cdot \pi(Q_{\ell}) \right) \cdot \pi(J_n^r), \tag{2}$$

where  $T'_{\ell}$  is a diagonal matrix, and  $\pi(Q_{\ell})$  a permutation.

**WHT.** The algorithms we are using to compute a WHT are similar to the one used for DFTs, but do not include twiddle factors nor a final bit-reversal permutation. As an example, the Pease-like WHT algorithm is expressed as

$$WHT_{2^n} = \prod_{j=0}^{n-1} \left( \left( \bigoplus_{i=1}^{2^{n-1}} DFT_2 \right) \cdot \pi(S_n) \right).$$
 (3)

**SN.** Sorting networks (SNs) are somewhat similar to FFTs or WHTs but require a different form of butterflies, which are two-input sorters and thus nonlinear. Thus an extension to SPL is required as described in [22] following concepts from [37]. Formally, a two-input sorter is described as  $X_2^c$ : if c = 0, it sorts the two inputs in ascending order, if c = 1 it sorts them in descending order. With this, we can express SNs using the previous formalism. For streaming reuse only, we use a Batcher




Fig. 6. Batcher bitonic sorting network [3] operating on  $2^n = 8$  elements. This design corresponds to the SN1 architecture in [22].




Fig. 7. Constant-geometry sorting network [4] operating on  $2^n = 8$  elements. This design loosely corresponds to the SN5 architecture in [22].

bitonic SN [3] (see Fig. 6):

$$SN_{2^{n}} = \prod_{j=0}^{n-2} \left( \left( \bigoplus_{i=0}^{2^{n-1}-1} X_{2}^{0} \right) \cdot \prod_{\ell=0}^{n-i-2} \left( \pi(P_{\ell}) \cdot \left( \bigoplus_{i=0}^{2^{n-1}-1} X_{2}^{0} \right) \right) \cdot \pi(Q_{j}) \right) \cdot \bigoplus_{i=0}^{2^{n-1}-1} X_{2}^{0}.$$
(4)

This corresponds to the architecture SN1 in [22].

When iterative reuse is desired, a Pease-like network is used [4]:

$$SN_{2^n} = \left(\bigoplus_{i=1}^{2^{n-1}} X_2^0\right) \cdot \prod_{j=0}^{n^2 - n - 3} \left(\pi(S_n) \cdot \left(\bigoplus_{i=1}^{2^{n-1}} X_2^{f(i,j)}\right)\right), \text{ where } f \text{ is a binary function.}$$
 (5)

This second algorithm corresponds to the architecture SN5 of [22], with the following improvements:

- The first n-1 stages are removed, as these correspond to a fixed permutation of the inputs, for which the order does not matter. This allows an increase of the throughput of the implementations.
- In [22],  $X_2^c$  had an additional pass-through configuration. We change the stages that used this mode such that the sorters perform useless comparisons instead (by copying the configuration of the stage located n places later). Therefore, we only use  $X_2^c$  as a sorter or as an inverted sorter, thus reducing the complexity of the implementation.
- When folded for iterative reuse, a loop with an early termination (similar to the structure used in [28] when fusing permutations) allows to simultaneously implement a single stage of sorters while performing only the necessary number of permutations (see Fig. 7b).




Fig. 8. An implementation of a linear streaming permutation with a streaming width of 4 using the method in [25]. It consists of one stage of RAM banks and two blocks of 2 stages of switches each.

## 2.2 Streaming-block DSL

In the second step of the generator (Fig. 3), the SPL expression is formally folded according to the *streaming width*, i.e., the number of elements of the dataset that the design would be able to handle in each cycle. The DSL used thus expands SPL to include the streaming width (similar to the so-called Hardware-SPL in [17]), but also to include the streaming blocks needed to represent the necessary datapaths for the streaming permutations from [25, 28] (see Fig. 8 and Table 2). These consist of arrays of multiplexers, switches and RAM banks. Additionally, higher order operators reflect the use of iterative reuse, or iterative reuse with early termination.

During this stage, a set of rewriting rules is used to simplify the streaming blocks, particularly in the case of a fused permutation. As an example, a radix-2 Pease DFT on 8 elements (1), folded with a streaming width of 4 ports using iterative reuse with fused permutation would be represented in the streaming block DSL by

$$\prod_{i=0}^{3} \left( T_{2-i} \cdot \bigoplus_{\ell=1}^{4} DFT_{2} \cdot \pi_{i} (I_{2}, S_{2}, S_{2}) \cdot \sigma_{i} ((1), (0), (0), (0)) \cdot \pi(S_{2}) \cdot \sigma_{i} ((0), (1), (1), (1)) \cdot \pi(S_{2}) \cdot \sigma_{i} ((0), (1), (1), (1)) \cdot \pi(S_{2}) \cdot \sigma_{i} ((1), (0), (0), (0)) \cdot \pi(S_{2}) \cdot \sigma_{i} ((1), (0), (0), (0)) \cdot \pi(S_{2}) \cdot \sigma_{i} ((0), (1), (1), (1)) \cdot \pi(S_{2}) \right), (6)$$

which corresponds to the dataflow pictured in Fig. 9a.

In this expression, the array of multiplexers  $\pi_i$  ( $I_2$ ,  $S_2$ ,  $S_2$ ,  $S_2$ ) does not perform anything during the last iteration. It is therefore interesting to "push" it after the early termination of the loop, as it can be implemented using only a rewiring  $\pi(S_2)$ . The array of switches that comes next,  $\sigma_i$  ((1), (0), (0), (0)), does not permute anything during the first three iterations of the loop. It can be therefore "unrolled" into a non-parameterized array of switches  $\sigma$  ((1)), thus saving logic and latency in the loop and therefore increasing throughput. At this point, the expression becomes

$$\sigma((1)) \cdot \prod_{i=0}^{3} \left( T_{2-i} \cdot \bigoplus_{\ell=1}^{4} DFT_{2} \cdot \pi(S_{2}) \cdot \pi(S_{2}) \cdot \sigma_{i} ((0), (1), (1), (1)) \cdot \pi(S_{2}) \cdot \sigma_{i} (((1), (0-1)), ((1), (1-0)), ((1), (1-0)), ((1), (1-0))) \cdot \pi(S_{2}) \cdot \sigma_{i} ((1), (0), (0), (0)) \cdot \pi(S_{2}) \cdot \sigma_{i} ((0), (1), (1), (1)) \cdot \pi(S_{2}) \right).$$

Operator	Description	SPL correspondence
First-order operator $\bigoplus_{T_i, T'_i} DFT_2$ $T_i, T'_i$ $X_2^c$	Butterfly array (add and substract its two inputs) Twiddle factors Configurable two-input sorter	$\bigoplus_{T_i, T_i'} \mathrm{DFT}_2$ $X_2^c$
$\pi_i(P_0,\ldots,P_\ell)$	Array of multiplexers	$\pi egin{pmatrix} I_t & & & & \\ & P_i \end{pmatrix} & & & & \\ & I_t & & & & \\ & & 1 & & & \end{pmatrix}$
$\sigma_i(v_0,\ldots,v_\ell)$	Single array of switches	$egin{array}{cccccccccccccccccccccccccccccccccccc$
$\sigma_i'((u_0,v_0),\ldots,(u_\ell,v_\ell))$	Double array of switches	$ \begin{array}{cccc} \pi & & \ddots & \\ v_i^T & & & 1\\ u_i^T & 1 & & \\ \pi & A_i & B_i \end{array} $
$\tau_i((A_0,B_0),\ldots,(A_\ell,B_\ell))$	Array of RAM banks	$\pi \begin{pmatrix} A_i & B_i \\ & I_k \end{pmatrix}$
Higher-order operator		,
$A_0 \cdot A_2 \cdots A_\ell$	Composition (without iterative reuse)	$\prod_{i=0}^{\ell} A_i$
$\prod_i A_i$	Composition with iterative reuse ( <i>A</i> is implemented only once)	$\prod_{i=0}^{\ell} A_i$
$\prod_{i}^{\ell} (\overline{A_i} B_i)$	Composition with iterative reuse and early termination	$B_{\ell} \prod_{i=0}^{\ell-1} (A_i B_i)$

Table 2. Streaming blocks used in the streaming-block DSL.

Continuing these optimizations, and regrouping the two rightmost single arrays of switches finally yields the expression

$$\sigma((1)) \cdot \prod_{i=0}^{3} \left( T_{2-i} \cdot \bigoplus_{\ell=1}^{4} DFT_{2} \cdot \sigma((1)) \cdot \pi(S_{2}) \cdot \tau_{i} \left( \left( (1), (0 - 1) \right), \left( (1), (1 - 0) \right), \left( (1), (1 - 0) \right), \left( (1), (1 - 0) \right) \right) \cdot \pi(S_{2}) \cdot \sigma_{i}' \left( \left( (1), (0) \right), \left( (0), (1) \right), \left( (0), (1) \right), \left( (0), (1) \right) \right) \cdot \pi(S_{2}) \right), \quad (7)$$

pictured in Fig. 9b.

## 2.3 Streaming-RTL DSL

In the final stage, the streaming blocks are transformed into a dependency graph where each node, called a *signal*, represents a hardware operator that outputs one value per cycle. A signal may have zero (constant signals, inputs, timers and counters), one (flip/flop registers used for pipelining), or more parent signals (see Table 3). In the case of streaming reuse, this graph may contain loops.




Fig. 9. Design of Fig. 2 expressed using the streaming block DSL. The necessary streaming permutation is expanded into switches and RAM banks (dark blue rectangles). The optimization here "unrolls" some parts of the permutation to remove an array of multiplexer. Additionally, two arrays of switches were grouped for later mapping to 4-to-1 multiplexers. These optimizations increase the throughput and reduce the area of the final design.

The graph is constructed and represented using a *Streaming-RTL* DSL. Hardware datatypes, pipelining decisions and synchronization issues are mostly abstracted from this language. As an example, the implementation of the streaming block for the twiddles  $T_j$  can be written within a few lines, and works for every folding scenario and hardware datatype:

```
case class Twiddles(n: Int, k: Int, j: Sig[Int])(implicit dt: HW[Complex[Double]])
  extends StreamingBlock[Complex[Double]]](1 << n, 1 << k){</pre>
  override def implement(inputs: Vector[Sig[Complex[Double]]]) = {
    // We first declare a timer that ticks for the duration of a dataset
    val timer = Timer(1 << t)</pre>
    // we define a (non-staged) Vector containing all 2^n th roots of unity
    val rootsOfUnity = Vector.tabulate(1 << n){i =>
      val angle = -2 * Math.Pi * i / (1 << n)</pre>
      Complex(Math.cos(angle), Math.sin(angle))
    // For each input signal,
    inputs.zipWithIndex.map{case (input, p) =>
      // we construct a signal corresponding to the index of a given element
      // (concatenation of the t bits of the timer, and the k bits of the current port p),
      val i = timer ++ Unsigned(k)(p)
      // we compute the corresponding twiddle factor,
      val address = (i \& 1) * ((i >>> (j + 1)) << j)
      val twiddle = rootsOfUnity(address)
      // and we return the product of the input signal with this twiddle factor
      input * twiddle
} } }
```

As can be seen, only a few elements in the body of this function (Timer, Unsigned) may indicate that this code represents a low-level hardware architecture. This improves its readability and therefore its maintainability. However, all signals implicitly carry an underlying hardware type (including the corresponding size in bits), and timing information. All operations are bit- and

Operator	Description	Example
Constant signal		
value is a numerical value.		
Const(value)	Constant signal	Const(5.3)
Register signal		
input is a signal.		
Register(input)	Flip/flop register	<pre>input.register()</pre>
Arithmetic signals		
1hs and rhs are signals of	the same type.	
Plus(lhs, rhs)	Sum of the operands	lhs + rhs
Minus(lhs, rhs)	Difference of the operands	lhs - rhs
Times(lhs, rhs)	Product of the operands	lhs * rhs
And(lhs, rhs)	Binary AND of the operands	lhs & rhs
Xor(lhs, rhs)	Binary XOR of the operands	lhs ∧ rhs
Memory signals	-	
content is an indexed sequ	ience of numerical values,	
address is an unsigned sig		
input is a signal,		
ram is a RAMw signal.		
ROM(content, address)	ROM tabulating content	Vector(1.5, 18.2)(address)
RAMw(input, address)	Write port of a RAM	<pre>val r = RAM(in, address1)</pre>
RAMr(ram, address)	Read port of a RAM	r(address2)
Multiplexer signal		
content is an indexed sequ	ience of signals of the same type,	
address is an unsigned sig	nal.	
Mux(content, address)	Multiplexer	<pre>Vector(rhs, lhs)(address)</pre>
Bus manipulation signal	_	
1hs and rhs are signals of		
range is a range of integers		
Cons(lhs, rhs)	Binary concatenation	lhs ++ rhs
Tap(lhs, range)	Extraction of a selection of bits	lhs(range)
	(provided by streaming blocks)	
size is an integer.		
Timer(size)	Number of cycles since	Timer(8)
	the last dataset entered	
Counter(size)	Number of datasets that	Counter(4)
	have been processed	

Table 3. Example of nodes (signals) used in the streaming-RTL DSL, and corresponding syntax.

cycle-accurate, and software and hardware type-safety is ensured. This DSL and its implementation are detailed in the next section.

Once constructed and optimized, the resulting graph is translated to a Verilog file.

## 3 A DSL FOR "STREAMING-RTL"

Our streaming-RTL DSL (see Fig. 3) is used to construct from a streaming-block level representation of an algorithm a dependency graph that represents the final circuit. In this graph, the nodes (signals) represent hardware operators, and the edges the dependencies between these signals. The DSL offers the following features:

- The nodes (*signals*) of the graph are manipulated exactly as the values they would represent in a regular Scala program. Only their type changes.
- The language provides genericity over the actual hardware datatype and precision. However, the datatype can be made explicit, offering bit-accurate control.
- Pipelining and synchronization of data-independent control is performed implicitly, but timing information and manual pipelining remains available.

We discuss next the implementation of these abstractions, using the features offered by the Scala type system.

# 3.1 Staging and LMS

The implementation of our DSL uses the concept of *staging*, in particular as done in LMS [30], but using our own implementation. Staging allows to distinguish those parts of the computation to be evaluated at generation time and those that will be implemented in hardware via a type annotation. Specifically, staging is done by changing a type T to the type Sig[T]; the latter means that computations on this type will be delayed, and may become part of the hardware implementation.

For example, in the following code, the first line defines a function f1 that yields the sum of its parameters (x and y of type Double) augmented by 18. The return type (Double) is inferred by the compiler. In the second line however, f2 returns an expression tree representing the computation on symbolic inputs.

```
def f1(x: Double, y: Double) = x + y + 18
def f2(x: Sig[Double], y: Sig[Double]) = x + y + 18
```

This tree can then be translated (*unparsed*) to RTL-Verilog, yielding an implementation of two adders (adding two signals and an immediate).

This behavior is obtained through the class Sig[T], whose instances represent the nodes in an expression tree:

```
abstract class Sig[T:HW]{
  //timing information
  val delay: Option[Delay]

  //field containing the hardware representation
  val hw = implicitly[HW[T]]
}
```

This class takes as a *type parameter* the type T of the expression it represents. This type is expected to come along with a *hardware representation*, provided as a type class HW (see Section 3.2). Additionally, each node is expected to provide timing information through the field *delay* (see Section 3.3).

The different types of computation are represented by a class that inherits from Sig:

```
//Addition of two nodes
case class Plus[T](lhs: Sig[T], rhs: Sig[T]) extends Sig[T] {...}

//Node containing a constant
case class Const[T:HW](value: T) extends Sig[T] {
   override val delay = None
}

//Pipelining register
case class Register[T](input: Sig[T]) extends Sig[T]{
   override val delay = input.delay.map(_ + 1)
}
...
```

Each instance Sig[T] offers (*lifts*) the same operators as a regular instance of T would (see Section 3.4). These lifted operators return the corresponding node in the form of another instance of Sig.

# 3.2 Abstraction over hardware datatypes

Type classes [38, 39] are a form of static ad hoc polymorphism, that, contrary to inheritance, allows to retroactively add functionality to existing data types. For instance, the following function f3 is generic in the type T of its parameters, but imposes that this type is numeric:

```
def f3[T:Numeric](x: T, y: T) = x * y
```

In Scala, type classes are implemented using regular classes: f3 expects a third implicit argument of type Numeric[T] containing, among other, the definition of the operator \* for two Ts.

Following the concept of *abstraction over data representation* from [34], instances of Sig[T] (*signals* of T) carry their underlying hardware representation in the form of a type class HW[T]:

```
abstract class HW[T](val size: Int){
  //bit representation of a value
  def getBits(value: T): BigInt

  //creates a constant with this hardware representation
  def apply(value: T) = Const(value)(this)
}
```

Not only does this type class provide an additional method getBits that returns the bit representation of a given T, but it carries as meta-information the size in bits of the representation. Concrete hardware representations are instances of classes derived from HW[T]:

```
//Signed integer
case class Signed(_size: Int) extends HW[Int](_size){...}

//Unsigned integer
case class Unsigned(_size: Int) extends HW[Int](_size){...}

//Fixed point number
case class FxP(integral: Int, fractional: Int) extends HW[Double](integral + fractional){...}

//IEE754 floating point
case class IEEE(wE: Int, wF: Int) extends HW[Double](wE + wF + 1){...}

//FloPoCo floating point
case class FloPoCo(wE: Int, wF: Int) extends HW[Double](wF + wE + 3){...}
...
```

A Scala Int could therefore be represented as a signed or unsigned integer of a given size, and a Scala Double can be represented using a fixed-point representation, a FloPoCo number<sup>2</sup> or an IEEE 754 floating-point representation. This information is passed to children nodes, and is used for the

<sup>&</sup>lt;sup>2</sup>The FloPoCo generator is called upon instantiation of the corresponding datatype class to generate the different arithmetic operators. The result of this generation is then parsed to extract the latency of these operators.

implementation of the lifted operators and for the representation of constants in the generated code.

As an example, depending on the underlying hardware type of its parameters, the previous example f2 would seamlessly

- use fixed-point adders and represent 18 as a fixed-point immediate, or
- use FloPoCo generated floating-point adders and represent 18 with the corresponding FloPoCo binary representation, or
- implement a conversion from an IEEE floating-point signal to a FloPoCo representation, implement the FloPoCo adder, and implement the conversion back to an IEEE representation.

## 3.3 Synchronization

Each signal has a *delay* field that represents the time needed for this signal to output a valid value. It is used to check if two operands are synchronized, and, if it is not the case, to suitably delay one of them using registers.

A delay consists of an integer representing a number of cycles, and a *timeline* indicating to which "reference frame" this delay belongs. This timeline can be

- the *primary* timeline, referring to the number of cycles elapsed since the inputs arrived in the module,
- a *loop* timeline, referring to the number of cycles elapsed since a dataset entered within a loop, or
- a floating timeline, used by data-independent signals awaiting to be "synchronized" with another timeline.

As an example, a Register would have the same delay as its input with a cycle number incremented by one, while an input signal would have a delay of 0 on the primary timeline.

**Loop timelines.** In the case of iterative reuse, the *streaming product* (the streaming block that creates the loop and the multiplexer in Figs. 1b and 1d) creates a new loop timeline, and implements its inner expression using this timeline. The corresponding latency is then measured using the maximal delay of the signals that are returned. This information is then used during a second unparsing of the inner expression, where a possible lack of latency is compensated by a FIFO, or an increase of latency of a potential inner temporal permutation. The streaming product then presents its outputs using the same timeline as its inputs, delayed accordingly.

**Floating timelines.** In our generator, all data-independent control signals rely on counters (that count the number of datasets that have passed) and on timers (that count the number of cycles elapsed since the beginning of the current dataset). To ensure that such control signals become available at the correct instant, each time a new counter or timer is declared, a corresponding floating timeline is created. All data-independent operations performed are then pipelined using this timeline. However, when a signal with a floating timeline and a signal with an external timeline need to be synchronized, a new *floating delay* node is inserted with the expected delay.

As an example, we consider the following function f4:

```
def f4(x: Sig[Int]) = {
  val t = Timer(8) + 3
  x ^ t
}
```

This function creates a 3-bit timer, and adds the constant 3 to it. This operation implicitly adds a pipelining register, yielding a signal t with a delay of 1 on the floating timeline associated with the timer. The input signal x is then xored with t. As these two signals are associated with different

timelines, a floating delay signal depending on t is created with the same delay member as x, and f3 finally returns a signal representing a XOR of x and the floating delay signal.

After the graph construction, the floating timeline is synchronized with the other timeline such that all floating delays can be implemented using the minimal number of registers. In particular, this ensures that data-dependent signals never have to be uselessly delayed. In our example, the floating timeline is synchronized such that the floating delay is implemented with a direct assignment. Thus, a delay of one cycle on the floating timeline corresponds to the delay of x.

To prevent nodes of a floating timeline from being synchronized with different, incompatible timelines, and to avoid circular dependencies between floating timelines, the first time a node of a floating timeline is synchronized with a node from another timeline, the floating timeline is marked as "being in translation" with this other timeline, and an error is thrown if a node is later synchronized with a third timeline. With this relation, when the graph is built, timelines form a set of trees, rooted by the primary and loop timelines. Floating timelines are then synchronized starting from the roots.

**Synchronization tokens.** When the graph is unparsed, token synchronization signals are generated to trigger the different counters and timers. Tokens for loop timelines are generated by "ORing" tokens of the primary timeline. As the maximal throughput of the design is known at this time, tokens of the primary timeline can be generated using consecutive resettable timers instead of a resettable shift-register.

In our previous example, the timer declared within f3 receives its token one cycle before x becomes available, ensuring that t is computed at the right time.

#### 3.4 Smart constructors

Lifted operators are provided using *implicit classes*, which make it possible to add a posteriori methods and operators to existing objects.

For instance, the following class provides a + operator to any Sig[T], when T is a numeric type:

```
implicit class NumericSig[T:Numeric](lhs: Sig[T]){
  //the default hardware representation when creating Const is the one of the left-hand side
  implicit val hw = lhs.hw
  //lhs + rhs in the case where lhs is a Sig[T] and rhs a T
  def +(rhs: T): Sig[T] = lhs + Const(rhs)
  //lhs + rhs in the case where both lhs and rhs are Sig[T]
  def +(rhs: Sig[T]): Sig[T] = {
    ensure(rhs.hw == hw) //check if lhs and rhs have the same representation
    (lhs, rhs).synch match {
      //both lhs and rhs are Const
     case (Const(x), Const(y)) \Rightarrow Const(x + y)
      //one of the operands is null
     case (Zero(), _) => rhs
      case (_, Zero()) => 1hs
      //otherwise, we create a new node specialized for the hardware representation
      case (lhs, rhs) => hw match {
        case _: FloPoCo => PlusFPC(lhs, rhs)
        case _: IEEE => (lhs.toFPC + rhs.toFPC).toIEEE
        case _: Signed | _: Unsigned | _: FxP => Plus(lhs, rhs).register
        case _ => throw new Exception("No hardware implementation for +")
```

Here, the operator first checks that the two operands have the same hardware type (ensuring type-safety). It then synchronizes them, and handles particular cases (if the two operands are constants, or if one of them is the constant zero). Finally, it creates a new Plus signal, according to the hardware datatype, and adds pipelining registers (in the case of a FloPoCo operator, the signal

PlusFPC already takes into account the latency of the operator. A final register is added. For signed, unsigned integers and fixed-point representations, the pipeline has always a depth of one cycle. It would however be possible to adapt it to the size of the operands, the target architecture or the target frequency. In case of an IEEE representation, the pipelining is handled by the underlying call to the FloPoCo operator.).

These *smart constructors* are responsible for major optimizations. As an example, the constructor of ROM signals (implemented by adding a new apply method on indexed sequences of T) checks every bit of the control signal, and returns a smaller ROM in the case where one of them is constant. Particularly, it would return a constant if the control signal is constant, thus guaranteeing an efficient implementation of the twiddle stage  $T_i$ , even in non-streaming or non-iterative cases.

#### 4 STREAMING-BLOCK DSL

The Streaming-block DSL is an intermediate language between SPL and the Streaming-RTL DSL (See Fig. 3). It supports high-level optimizations relevant for streaming, i.e., optimizations that take place once an algorithm has been "folded" according to a given streaming width.

## 4.1 Streaming blocks

Each streaming block represents a hardware module that has the same number (streamingWidth) of inputs and outputs of the same hardware type (HW[T]), and that performs an operation on a dataset of size size. Streaming blocks are comparable to SPL elements augmented with a streaming width information, and are instances of classes derived from StreamingBlock:

```
abstract class StreamingBlock[T:HW](size: Int, streamingWidth: Int){
  assert(size % streamingWidth == 0) //Size must be a multiple of the streaming width
  def implement(inputs: Vector[Sig[T]]): Vector[Sig[T]]
  def *(rhs: StreamingBlock[T]) = Product(this, rhs) //composition of blocks
}
```

Streaming blocks are expected to override a virtual method implement that constructs the final circuit using the streaming-RTL DSL<sup>3</sup>. An operator \* allows the composition of blocks as explained in Section 4.2 below.

As an example, an array of butterflies (corresponding to the SPL expression  $\bigoplus$  DFT<sub>2</sub>) would be implemented as follows:

```
case class ButterflyArray[T:HW:Numeric](_size: Int, _streamingWidth: Int)
  extends StreamingBlock[T](_size, _streamingWidth){
  assert(streamingWidth % 2 == 0) //The streaming width must be even
  override def implement(inputs: Vector[Sig[T]]) = {
    assert(inputs.size == streamingWidth)
    //Compute the sum and difference of each pair of inputs
    inputs.grouped(2).toVector.flatMap{case Vector(a, b) => Vector(a + b, a - b)}
} }
```

# 4.2 Higher-order blocks

Composition of blocks is achieved through the block Product:

<sup>&</sup>lt;sup>3</sup>The implementation adds an option to add latency, and returns the minimal number of cycles (gap) that the circuit can handle between datasets.

```
case class Product[T:HW] private (factors: Vector[StreamingBlock[T]])
  extends StreamingBlock[T](factors.head.size, factors.head.streamingWidth){
  //size and streaming width of all factors must be the same
  assert(factors.forall(f => f.size == size && f.streamingWidth == streamingWidth))
  override def implement(inputs: Vector[Sig[T]]) = {
    assert(inputs.size == streamingWidth)
    //implement all factors by connecting the outputs of one to the inputs of the next
    factors.foldRight(inputs)((sb, cur) => sb.implement(cur))
} }
```

A companion object of Product contains a smart constructor (this is the one called by the operator \* in StreamingBlock), along with a higher-order function that implements the block corresponding to the SPL expression  $\prod_{j=0}^{\text{limit}} f(j)$ .

```
object Product{
  def apply[T:HW](lhs: StreamingBlock[T], rhs: StreamingBlock[T]): Product[T] =
    (lhs, rhs) match {
    case (Product(f1), Product(f2)) => new Product(f1 ++ f2)
    case (Product(f1), _) => new Product(f1 :+ rhs)
    case (_, Product(f2)) => new Product(lhs +: f2)
    case _ => new Product(Vector(lhs, rhs))
}
def apply[T:HW](limit: Int)(f: Sig[Int] => StreamingBlock[T]): StreamingBlock[T] = {
    assert(limit > 0)
    //Unsigned with the minimal size that can contain all j
    val idxType = Unsigned(BigInt(limit - 1).bitSize)
    (0 until limit).map(i => Const(i)(idxType)).map(f).reduce(_ * _)
}
```

Note that the higher-order function expects a function that returns a block, and that takes an integer signal as a parameter (and not directly an integer). This allows us to have another block, ItProduct with the same interface, but that produces a loop for iterative reuse (by implementing a multiplexer, creating a new loop timeline, and calling f with a Counter as a parameter).

The Streaming-block DSL does not directly have any operator corresponding to the direct sum of SPL:  $\bigoplus_j f(j)$ . Before folding, the SPL expression must therefore have all the direct sums fully distributed. Then, the remaining direct sums must be handled within the streaming blocks themselves, as it is the case with ButterflyArray.

## 4.3 Permutation blocks

Apart from the direct sum operator, permutations are the only SPL operators that do not have a direct equivalent in the Streaming-block DSL. Only two types of permutations are directly implementable as streaming blocks:

- *Spatial* permutations: these are permutations that permute elements only within the same cycle. They can be implemented using switches (Fig. 10c) or multiplexers (Fig. 10b).
- *Temporal* permutations: these permutations permute elements only between cycles, but stay on the same port number. They can be implemented using an array of memory banks as in Fig. 10a.

During the folding operation, general permutations are decomposed into these basic types (as depicted in Fig. 8) using the algorithms described in [25, 28].

#### 4.4 Optimizations

The optimizations taking place at this step mainly concern streaming permutations and iterative reuse loops that have an early termination. They are described in greater detail in [28]. For instance, a streaming permutation block within an iterative loop may be unrolled under certain conditions, thus reducing the global number of multiplexers used within the whole design, or increasing the throughput of the design. Another optimization consists of fusing two consecutive arrays of 2-input




Fig. 10. Permutation streaming blocks, from [28], here for a streaming width of  $2^k = 4$ . (a) can pass any temporal permutation; (b) and (c) are used for spatial permutations.




Fig. 11. Resources used by different FFTs (2) in different configurations, on complex data using  $2 \times 32$ bits IEEE754 floating-point.

switches into an array of 4-input switches, which can improve the resource used on some FPGA architectures. Fig. 9 shows a case where these two optimizations were performed.

## 5 RESULTS

To validate the designs produced by our generator, we benchmarked them against the equivalent circuits generated with [17]. All designs were synthesized using Vivado 2018.1, targeting a Virtex7 xc7vx1140 FPGA. The floating-point operators used in our designs were generated using FloPoCo 4.1.2, targeting a 700 MHz Virtex6 platform.

Figures 11, 12, and 13 show results after place-and-route for a variety of transforms, algorithms, hardware datatypes and foldings. Each of these presents, for a given transform size, the resources used in terms of logic slices and memory obtained for our design and the corresponding design from [17] or [22]. Cooley-Tukey FFTs and WHTs (Figs. 11a, 11d and 12) and Stone SNs (Figs. 13a and 13c) are implemented using only streaming reuse. Batcher SNs (Figs. 13b and 13d) use both




Fig. 12. Resources used by a radix-2 Cooley-Tukey WHTs (3) with a streaming width of 8, on complex data using  $2 \times 32$  bits fixed-point.




Fig. 13. Resources used by different bitonic sorting networks (4), with different streaming configuration on complex data using  $2 \times 32$  bits fixed-point.

streaming and iterative reuse. Pease FFTs (Figs. 11b, 11c, 11e and 11f) use streaming and iterative reuse with fused permutations, as described in [28].

Figs. 11e and 11f also show a comparison with the designs obtained using Xilinx IP generator Fast Fourier Transform 9.1. The parameters were set to resemble as much as possible our architecture.

A radix-2 Burst IO Lite architecture is used with 4 channels (in Fig. 11e), and a radix-4 Burst IO is used with 8 channels (in Fig. 11f), in each case with a natural output ordering, and using 32 bit fixed point representation for both inputs and phase factors. However, as neither floating point computation nor the streaming IO architecture are available when using multiple channels, no comparison can be made for logic consumption, nor for the Cooley-Tukey architecture.

All our designs were generated with sufficient pipelining to reach the same frequencies as [17] or [22] (around 400 MHz). The throughput of these designs are therefore the same. Additionally, designs requiring complex multiplications (Fig. 11) use an algorithm that yield the same number of DSP slices as [17].

We observe that the logic area consumption slightly increases. The gain obtained using FloPoCo for the arithmetic part and the use of 4-input multiplexers is counter-balanced by the additional logic needed to implement memory conflict avoidance as described in [25].

On the other side, the number of BRAM tiles required is lower in average with our generator. This is a direct consequence of the streaming permutations being implemented with [25]. As it does not use double buffering, the capacity required to implement streaming permutations is halved. However, this reflects on the number of BRAMs only when the double buffer does not fit into a single BRAM, that is, for large sizes of n (n > 10 in Fig. 11 and n > 9 in Fig. 13c). In addition, in the case of FFTs with iterative reuse (Figs. 11e and 11f), the stride permutation and the bit-reversal are fused, allowing to halve the number of BRAMs used for streaming permutations. However, these techniques do not affect the number of RAM slices used as ROMs to store the twiddle factors. Finally, both the designs we propose and those generated using [17] require significantly fewer RAMs than Xilinx Fast Fourier transform IP cores.

In summary, our generator produces designs that use an equal amount or less memory than [17] or [22], particularly for large sizes, for the same number of DSP blocks, and for a comparable area consumption. Our generator is thus able to improve the state of the art for important parts of the design space of the considered transforms, and yields new Pareto optima. Benchmarks for other designs are available in [28], which uses the same generator.

## **6 LIMITATIONS AND RELATED WORK**

We compare to related work and discuss limitations.

# 6.1 Hardware DSLs implemented in Scala

The DSL we propose is specifically crafted for the generation of streaming Fourier transforms and sorting networks on FPGAs, and provides only the primitives and the amount of abstraction needed for this purpose. This differentiates it from lower level hardware description languages written in Scala. For instance, Chisel [40] can represent a much wider variety of hardware designs, but requires the pipelining registers to be manually added. Targeting dataflow hardware, DFiant [41] proposes a dependency-driven automatic pipelining similar to ours, but does not seem to support automatic synchronization of data-independent controls. It uses literal types to expose the hardware datatype and precision to the user, thus enforcing type safety at compile-time. In our case, the hardware datatype is abstracted (provided via a type class), and hardware type safety is only ensured at generation time. On the other hand, high-level synthesis tools [42, 43] would offer even higher abstractions, up to the dataset level, but would not allow the user to program at the port-level, thus making the implementation of our permutation streaming blocks difficult.

LMS [30] itself not only provides staging, but offers a tool chain to implement and compile DSLs. Particularly, it grants automatic common subexpression elimination during the construction of the dependency graph. However, in our case, floating timelines reduce the efficiency of such an optimization during the graph construction, and our tests have shown that synthesis software

such as Vivado already provide it, thus limiting the use of implementing it. LMS provides as well a facility to manipulate the generated graph, but as ours already includes timing information, these manipulations are limited to timing invariant ones (fusing ROMs that contain identical values for instance), for which a direct implementation is possible. The main optimizations in our graph are made during its generation, using smart constructors.

The pipeline proposed in [44] to generate matrix operations illustrates the capability of LMS to target hardware. It shares many similarities with ours, particularly its use of LMS and FloPoCo. However, a significant part of the final RTL design is outsourced to the external back-end LegUp [45].

## 6.2 Hardware generator for FFTs

Our generator only handles the generation of power-of-two-sized FFTs, whereas [17] covers a larger set of sizes that can be factored into small primes and additional transforms closely related to FFTs. An according extension of our generator should be relatively straightforward. Note that [17] works as a back-end of Spiral [23], a generator written on a modified version of the GAP computer algebra system, thus requiring high skills for its development.

SPL and Spiral have as well been implemented and enhanced in Haskell [46] and in Scala [47] to produce efficient FFT implementations in C. A VHDL back-end for this compiler is being developed [46].

## 6.3 Hardware generator for sorting networks

The work in [21, 22] presents a generator for streaming sorting networks, and we have shown how our generator outperform its RAM consumption for the algorithms we support. However, [21, 22] covers a larger space of algorithms (called SN2-4), and was originally targeting (and thus optimized for) a platform (Xilinx Virtex 5) older than the one we used for our benchmarks (Xilinx Virtex 7).

Sorting is a classic topic in computer science [3, 48], and many high-performance sorting networks have been manually implemented on FPGAs, using 2-inputs sorters [49, 50], or using other basis elements like linear sorters [51].

## 7 CONCLUSION

The overall theme in our work is the principled design of domain-specific hardware generators using state-of-the-art languages and language features. This paper followed this theme with the design and implementation of a generator for streaming FFTs and sorting networks inside Scala, using embedded DSLs and the concept of staging. Specifically, our generator employs a pipeline of three abstraction levels, corresponding to three levels of DSLs. Two of them, the streaming-block DSL and the streaming-RTL DSL are novel and were specifically designed to include state-of-the-art components and enable the transformations and optimizations needed in these transforms. The produced designs improve over prior work on memory usage. The generator should be easily extendable to other DSP components related to FFTs. A web version of our generator is available at [31] and its source code at [32].

## REFERENCES

- [1] J. Hadamard, "Résolution d'une question relative aux déterminants," *Bulletin des sciences mathématiques*, vol. 17, pp. 240–246, 1893.
- [2] J. Astola and D. Akopian, "Architecture-oriented regular algorithms for discrete sine and cosine transforms," *IEEE Transactions on Signal Processing*, vol. 47, no. 4, pp. 1109–1124, 1999.
- [3] K. E. Batcher, "Sorting networks and their applications," in *Proc. Spring Joint Computer Conference*, vol. 32 of *AFIPS*, pp. 307–314, 1968.

- [4] H. S. Stone, "Parallel processing with the perfect shuffle," IEEE Transactions on Computers, vol. C-20, no. 2, pp. 153–161, 1971.
- [5] V. E. Beneš, Mathematical Theory of Connecting Networks and Telephone Traffic. Academic Press, 1965.
- [6] A. Waksman, "A permutation network," Journal of the ACM, vol. 15, no. 1, pp. 159–163, 1968.
- [7] M. C. Pease, "The indirect binary n-cube microprocessor array," *IEEE Transactions on Computers*, vol. 26, no. 5, pp. 458–473, 1977.
- [8] J. Lenfant and S. Tahé, "Permuting data with the Omega network," Acta Informatica, vol. 21, no. 6, pp. 629-641, 1985.
- [9] D. Steinberg, "Invariant properties of the shuffle-exchange and a simplified cost-effective version of the Omega network," *IEEE Transactions on Computers*, vol. 32, no. 5, pp. 444–450, 1983.
- [10] D. Nassimi and S. Sahni, "A self-routing Benes network and parallel permutation algorithms," *IEEE Transactions on Computers*, vol. 30, no. 5, pp. 332–340, 1981.
- [11] D. Cohen, "Simplified control of FFT hardware," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 24, no. 6, pp. 577–579, 1976.
- [12] P. Kumhom, J. R. Johnson, and P. Nagvajara, "Design, optimization, and implementation of a universal FFT processor," in *Proc. International ASIC/SOC Conference (ASIC)*, pp. 182–186, 2000.
- [13] A. Cortés, I. Vélez, and J. F. Sevillano, "Radix r<sup>k</sup> FFTs: Matricial representation and SDC/SDF pipeline implementation," IEEE Transactions on Signal Processing, vol. 57, no. 7, pp. 2824–2839, 2009.
- [14] S. He and M. Torkelson, "A new approach to pipeline FFT processor," in *Proc. Parallel Processing Symposium (IPPS)*, pp. 766–770, 1996.
- [15] B. Akin, F. Franchetti, and J. C. Hoe, "FFTs with near-optimal memory access through block data layouts: Algorithm, architecture and design automation," *Journal of Signal Processing Systems*, vol. 85, no. 1, pp. 67–82, 2015.
- [16] B. G. Jo and M. H. Sunwoo, "New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy," IEEE Transactions on Circuits and Systems I, vol. 52, no. 5, pp. 911–919, 2005.
- [17] P. A. Milder, F. Franchetti, J. C. Hoe, and M. Püschel, "Computer generation of hardware for linear digital signal processing transforms," ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 17, no. 2, pp. 15:1– 15:33, 2012.
- [18] M. Garrido, M. Á. Sánchez, M. L. López-Vallejo, and J. Grajal, "A 4096-point radix-4 memory-based FFT using DSP slices," *IEEE Transactions on Very Large Scale Integration Systems*, vol. 25, no. 1, pp. 375–379, 2017.
- [19] P. A. Milder, F. Franchetti, J. C. Hoe, and M. Püschel, "Linear transforms: From math to efficient hardware," in Workshop on High-Level Synthesis colocated with DAC, 2008.
- [20] G. Nordin, P. A. Milder, J. C. Hoe, and M. Püschel, "Automatic generation of customized discrete Fourier transform IPs," in Proc. Design Automation Conference (DAC), pp. 471–474, 2005.
- [21] M. Zuluaga, P. A. Milder, and M. Püschel, "Computer generation of streaming sorting networks," in *Design Automation Conference (DAC)*, pp. 1245–1253, 2012.
- [22] M. Zuluaga, P. A. Milder, and M. Püschel, "Streaming sorting networks," ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 21, no. 4, 2016.
- [23] M. Püschel, J. M. F. Moura, J. Johnson, D. Padua, M. Veloso, B. Singer, J. Xiong, F. Franchetti, A. Gacic, Y. Voronenko, K. Chen, R. W. Johnson, and N. Rizzolo, "SPIRAL: Code generation for DSP transforms," *Proceedings of the IEEE, special issue on "Program Generation, Optimization, and Adaptation*", vol. 93, no. 2, pp. 232–275, 2005.
- [24] F. de Dinechin and B. Pasca, "Designing custom arithmetic data paths with FloPoCo," *IEEE Design & Test of Computers*, vol. 28, no. 4, pp. 18–27, 2011.
- [25] F. Serre, T. Holenstein, and M. Püschel, "Optimal circuits for streamed linear permutations using RAM," in Proc. International Symposium on Field-Programmable Gate Arrays (FPGA), pp. 215–223, 2016.
- [26] T. Koehn and P. Athanas, "Arbitrary streaming permutations with minimum memory and latency," in *Proc. International Conference on Computer-Aided Design (ICCAD)*, pp. 1–6, 2016.
- [27] F. Serre, Optimal Streaming Permutations and Transforms: Theory and Implementation. PhD thesis, ETH Zurich, https://medellin.inf.ethz.ch/francois/thesis.pdf, 2019.
- [28] F. Serre and M. Püschel, "Memory-efficient fast Fourier transform on streaming data by fusing permutations," in *Proc. International Symposium on Field-Programmable Gate Arrays (FPGA)*, pp. 219–228, 2018.
- [29] M. Odersky, L. Spoon, and B. Venners, Programming in Scala. Artima Inc, 2008.
- [30] T. Rompf and M. Odersky, "Lightweight modular staging: a pragmatic approach to runtime code generation and compiled DSLs," *Commun. ACM*, vol. 55, pp. 121–130, June 2012.
- [31] F. Serre, "SGen a streaming hardware generator." https://acl.inf.ethz.ch/research/hardware/, 2018.
- [32] F. Serre, "DFT and streamed linear permutation generator for hardware." https://github.com/fserre/sgen, 2018.
- [33] F. Serre and M. Püschel, "A DSL-based FFT hardware generator in Scala," in *Proc. International Conference on Field Programmable Logic and Applications (FPL)*, pp. 315–322, 2018.

- [34] G. Ofenbeck, T. Rompf, A. Stojanov, M. Odersky, and M. Püschel, "Spiral in Scala: Towards the systematic construction of generators for performance libraries," in *Proc. International Conference on Generative Programming: Concepts & Experiences (GPCE)*, pp. 125–134, 2013.
- [35] M. C. Pease, "An adaptation of the fast Fourier transform for parallel processing," *Journal of the ACM*, vol. 15, no. 2, pp. 252–264, 1968.
- [36] M. Püschel, P. A. Milder, and J. C. Hoe, "Permuting streaming data using RAMs," *Journal of the ACM*, vol. 56, no. 2, pp. 10:1–10:34, 2009.
- [37] F. Franchetti, F. de Mesmay, D. McFarlin, and M. Püschel, "Operator language: A program generation framework for fast kernels," in IFIP Working Conference on Domain Specific Languages (DSL WC), vol. 5658 of Lecture Notes in Computer Science, pp. 385–410, Springer, 2009.
- [38] P. Wadler and S. Blott, "How to make ad-hoc polymorphism less ad hoc," in Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp. 60–76, ACM, 1989.
- [39] G. Ofenbeck, T. Rompf, and M. Püschel, "Staging for generic programming in space and time," in *International Conference* on Generative Programming: Concepts & Experiences (GPCE), pp. 15–28, 2017.
- [40] J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avižienis, J. Wawrzynek, and K. Asanović, "Chisel: constructing hardware in a Scala embedded language," in *Proc. Design Automation Conference (DAC)*, pp. 1216–1225, 2012.
- [41] O. Port and Y. Etsion, "DFiant: A dataflow hardware description language," in *Proc. International Conference on Field Programmable Logic and Applications (FPL)*, pp. 1–4, 2017.
- [42] A. Sujeeth, H. Lee, K. Brown, T. Rompf, H. Chafi, M. Wu, A. Atreya, M. Odersky, and K. Olukotun, "OptiML: an implicitly parallel domain-specific language for machine learning," in *Proc. International Conference on Machine Learning (ICML)*, pp. 609–616, 2011.
- [43] N. George, H. Lee, D. Novo, M. Owaida, D. Andrews, K. Olukotun, and P. Ienne, "Automatic support for multi-module parallelism from computational patterns," in *Proc. International Conference on Field Programmable Logic and Applications (FPL)*, pp. 1–8, 2015.
- [44] N. George, D. Novo, T. Rompf, M. Odersky, and P. Ienne, "Making domain-specific hardware synthesis tools cost-efficient," in *Proc. International Conference on Field-Programmable Technology (FPT)*, pp. 120–127, Dec 2013.
- [45] A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J. H. Anderson, S. Brown, and T. Czajkowski, "LegUp: high-level synthesis for FPGA-based processor/accelerator systems," in *Proc. International Symposium on Field-Programmable Gate Arrays (FPGA)*, pp. 33–36, 2011.
- [46] G. Mainland and J. Johnson, "A Haskell compiler for signal transforms," in Proc. International Conference on Generative Programming: Concepts and Experiences (GPCE), pp. 219–232, 2017.
- [47] G. Ofenbeck, Generic programming in space and time. PhD thesis, ETH Zurich, 2017.
- [48] D. E. Knuth, *The Art of Computer Programming, 2Nd Ed. (Addison-Wesley Series in Computer Science and Information.* Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 2nd ed., 1978.
- [49] R. Mueller, J. Teubner, and G. Alonso, "Sorting networks on fpgas," The VLDB Journal, vol. 21, no. 1, pp. 1-23, 2012.
- [50] R. Chen, S. Siriyal, and V. Prasanna, "Energy and memory efficient mapping of bitonic sorting on FPGA," in *International Symposium on Field-Programmable Gate Arrays (FPGA)*, pp. 240–249, 2015.
- [51] J. Ortiz and D. Andrews, "A configurable high-throughput linear sorter system," in *IEEE International Symposium on Parallel Distributed Processing, Workshops and Phd Forum (IPDPSW)*, pp. 1–8, 2010.