

Fateme Shokouhinia

fateme_shokouhinia@sfu.ca | +1 (236) 777-0563 | Burnaby, BC
Website, Google Scholar, LinkedIn

EDUCATION

SIMON FRASER UNIVERSITY (SFU)

M.Sc. IN COMPUTER SCIENCE
Sep 2021 - Aug 2024 (expected) |
Burnaby, BC, Canada

AMIRKABIR UNIVERSITY OF TECHNOLOGY (AUT)

M.Sc. IN COMPUTER ENGINEERING
Sep 2019 - July 2021 | Tehran, Iran

SHARIF UNIVERSITY OF TECHNOLOGY (SUT)

B.Sc. IN COMPUTER ENGINEERING
Sep 2014 - Feb 2019 | Tehran, Iran

SKILLS

Programming

Experienced:

- C, C++, Python, VHDL and Verilog

Familiar:

- Matlab, Golang, HTML/CSS

Architecture/System Simulation Tools:

- Gem5, ZSim, Ramulator-PIM, DAMOV

Others

- Scripting, Git
- Unix/Linux/Windows

COURSEWORK

- Basic/Advanced Computer Architecture
- Several System Design Courses and Labs
- Basic/Advanced Object-Oriented Programming
- Operating Systems
- Basic/Advanced Computer Networks

AWARDS

- 7 **Graduate Fellowship** Awards from SFU (2021 - 2024)
- Ranked 1st in my master's class at AUT, with a GPA of 19.49/20 (2019)

PUBLICATIONS

- Elham Cheshmikhani, Fateme Shokouhinia and Hamed Farbeh, 2024, "A Low-Cost Fault-Tolerant Racetrack Cache Based on Data Compression," in IEEE TCAS II: Express Briefs, [DOI](#).
- Meisam Abdollahi, Mohammad Baharloo, Fateme Shokouhinia, and Masoumeh Ebrahimi, 2021, "RAP-NoC: Reliability Assessment of Photonic Network-on-Chips, A simulator". In Proceedings of ACM NANOCOM 21, [DOI](#).

RESEARCH EXPERIENCE

RESEARCH ASSISTANT | SUPERVISOR: [Alaa Alameldeen](#) | SEP 2021, PRESENT

- Reliability and Performance Improvement in Processing-In-Memory (PIM) Applications.
- Our performance-aware design for an ECC protected PIM system achieved an average of 79% performance improvement (currently preparing for submission in top-venue conferences).

RESEARCH ASSISTANT | SUPERVISOR: [Hamed Farbeh](#), AMIRKABIR UNIVERSITY OF TECHNOLOGY, TEHRAN, IRAN | SEP 2019 - JULY 2021

- Reliability Improvement in Domain-Wall based Cache Memories using Data compression.
- Our design (Using Gem5 simulator and SPEC CPU 2006 benchmark suite) enhanced the mean-time-to-failure of the cache by an average of 11.3x with less than 1% hardware and performance overhead.
- This work was published in IEEE TCAS II: Express Briefs: [Link](#).

STUDENT RESEARCHER INSTITUTE FOR RESEARCH IN FUNDAMENTAL SCIENCES, TEHRAN, IRAN | FEB 2019 - JULY 2019

- Implemented an analytical simulator to evaluate the reliability of different 2D optical network-on-chip architectures and data traffic.
- Used Python as the main programming language. The simulator can be found on my [Github](#).
- Our work was published in Proceedings of ACM NANOCOM '21: [Link](#).

PROJECTS

- Implemented a tournament branch predictor (TAGE vs Multiperspective Perceptron) using Gem5 for the advanced computer architecture course at SFU.
- Enabled temperature reading using Arduino-Uno chip for hardware lab at SUT.
- Designed a Mini-MIPS Processor using Verilog for computer architecture course at SUT.
- Designed a compiler for a simple programming language using LLVM for compiler design course at SUT.