

MainFSM_0
heartbeat
clk
resetCounter[9:0]
reset
errorCounter[9:0]
sense[9:0]
state[9:0]
Initialized[0:0]
MainFSM_v1_0
sense_0[9:0]
zynq_ultra_ps_e_0
axi_interconnect_0
M_AXI_HPM0_FPD
S00_AXI
emio_enet0_enet_tsu_timer_cnt[93:0]
ACLK
emio_ttc0_wave_o[2:0]
ARESETN
maxihpm0_fpd_aclk
pl_resetn0
S00_ACLK
M00_AXI
pl_clk0
S00_ARESETN
M00_ACLK
M00_ARESETN
Zynq UltraScale+ MPSoC
AXI Interconnect
ExampleMap_regs_0
s_axi
axi_aclk
axi_aresetn
exampleregister_heartbeat[0:0]
exampleregister_resetcounter[9:0]
exampleregister_errorcounter[9:0]
exampleregister_fsm_state[9:0]
exampleregister_initialized[0:0]
exampleregister_strobe
ExampleMap_regs_v1_0
xlslice_0
Din[2:0]
Dout[0:0]
Slice
fan_en_b[0:0]