

clk_wiz_0
clk_sys
CLK_IN1_D
clk_tx
clk_rx
clk_eLink
clk_m
Clocking Wizard
gtrefclk_in_0
xlconstant_1
dout[0:0]
Constant
gig_ethernet_pcs_pma_0
gmii_pcs_pma
gmii_rx_dv
gmii_rx_er
gmii_rxd[7:0]
gmii_tx_en
gmii_tx_er
gmii_txd[7:0]
gtrefclk_in
independent_clock_bufg
configuration_vector[4:0]
reset
signal_detect
sfp
gtrefclk_out
userclk_out
userclk2_out
rxuserclk_out
rxuserclk2_out
gtpowergood
resetdone
pma_reset_out
mmcm_locked_out
gmii_isolate
status_vector[15:0]
1G/2.5G Ethernet PCS/PMA or SGMII
sfp_0
mopshub_readout_0
clk125
clk_40
clk_rx
clk_tx
dbg_elink
dip_sw[3:0]
gmii_rx_dv
gmii_rx_er
gmii_rxd[7:0]
mmcm_locked
reset
resetdone
rx_elink_n
rx_elink_p
locked
osc_auto_trim_mopshub
endwait_all
rx0
clk_elink
sysclk_n
sysclk_p
clk_uart
in_rx_serial
clk_m
mopshub_id[3:0]
clk_ipb
configuration_vector[4:0]
gmii_tx_en
gmii_tx_er
gmii_txd[7:0]
irq_can_rec
irq_can_tra
irq_elink_dbg
irq_elink_rec
led
rst_eth
rx_data_rdy
sfp_enable
tx_data_rdy
tx_elink_n
tx_elink_p
clk_out_p
clk_out_n
counter_rst_mopshub[7:0]
counter_disp_err[7:0]
counter_code_err[7:0]
tx0
irq_elink_tra
dec10b_in_dbg_uart[7:0]
out_tx_serial
counter_dec10b_in_rdy[7:0]
counter_enc10b_out_rdy[7:0]
mopshub_readout_v1_0
irq_can_rec_0
irq_can_tra_0
irq_elink_dbg_0
irq_elink_rec_0
led_0
rx_data_rdy_0
sfp_enable_0
tx_data_rdy_0
tx_elink_n_0
tx_elink_p_0
clk_out_p_0
clk_out_n_0
tx0_0
out_tx_serial_0
irq_elink_tra_0
dbg_elink_0
dip_sw_0[3:0]
rx_elink_n_0
rx_elink_p_0
osc_auto_trim_mopshub_0
endwait_all_0
rx0_0
sysclk_n_0
sysclk_p_0
in_rx_serial_0
reset
proc_sys_reset_0
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
xlconstant_0
dout[3:0]
Constant
clk_wiz_1
clk_in1
clk_uart
clk_40
locked
Clocking Wizard
ila_0
clk
probe0[7:0]
probe1[7:0]
probe2[7:0]
probe3[7:0]
probe4[7:0]
probe5[7:0]
ILA (Integrated Logic Analyzer)