

xlslice_0
Din[2:0]
Dout[0:0]
Slice
fan_en_b[0:0]
zynq_ultra_ps_e_0
maxihpm0_fpd_aclk
ZYNQ UltraSCALE+
M_AXI_HPM0_FPD
emio_enet0_enet_tsu_timer_cnt[93:0]
emio_ttc0_wave_o[2:0]
pl_resetn0
pl_clk0
Zynq UltraScale+ MPSoC
axi_interconnect_0
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M00_AXI
AXI Interconnect
PLtoPS_Test_regs_0
s_axi
axi_aclk
axi_aresetn
heartbeat_heartbeat[0:0]
interface_strobe
interface_led[0:0]
heartbeat_strobe
PLtoPS_Test_regs_v1_0
interface_led_0[0:0]
led_0
proc_sys_reset_1
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
util_vector_logic_1
Op1[0:0]
Res[0:0]
Utility Vector Logic
clk_wiz_1
resetn
clk_in1
clk_40
locked
Clocking Wizard
proc_sys_reset_0
util_vector_logic_0
led_blink_0
clk_in
reset
led
led_blink_v1_0