

zynq_ultra_ps_e_0
ZYNQ
UltraSCALE+
emio_enet0_enet_tsu_timer_cnt[93:0]
emio_ttc0_wave_o[2:0]
pl_resetn0
pl_clk0
Zynq UltraScale+ MPSoC
proc_sys_reset_1
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
util_vector_logic_1
Op1[0:0]
Res[0:0]
Utility Vector Logic
proc_sys_reset_0
Processor System Reset
util_vector_logic_0
Utility Vector Logic
xlslice_0
Din[2:0]
Dout[0:0]
Slice
fan_en_b[0:0]
CLK
Write_eLinkToggle_0
clk
rst_n
Wr_en
Write_eLinkToggle_v1_0
clk_wiz_1
resetn
clk_in1
clk_eLink
locked
Clocking Wizard
eLink0
clk_rx
clk_tx
reset_in
clk_eLink
rx_elink
time_limit[31:0]
mopshub_id[3:0]
data_rec_dbg_in_0[75:0]
start_write_elink_dbg_0
tx_elink
rx_received
tx_elink_0
rx_elink_0
time_limit
dout[31:0]
Constant
MOPSHub_id_0
dout[3:0]
Constant
xlconstant_0
dout[75:0]
Constant