

data_rec_dbg_in_0[75:0]
Kchar_comma
dout[7:0]
Constant
Kchar_eop
dout[7:0]
Constant
Kchar_sop
dout[7:0]
Constant
COMMAn
dout[9:0]
Constant
COMMAp
dout[9:0]
Constant
elink_core_1
data_2bit_in[1:0]
clk
rst
fifo_flush
timeoutrst
start_write_elink_dbg
data_rec_dbg_in[75:0]
Kchar_comma[7:0]
Kchar_eop[7:0]
Kchar_sop[7:0]
COMMAn[9:0]
COMMAp[9:0]
mopshub_id[3:0]
data_2bit_out[1:0]
data_tra_out[75:0]
start_read_eth_fifo
irq_elink_eth
rx_fifo_full
tx_efifo_full
irq_elink_rec
irq_elink_tra
end_write_elink
tx_data_rdy
rx_data_rdy
word10b_rdy
end_write_elink_dbg
dec10b_in_dbg[9:0]
dec10b_in_rdy_dbg
code_err
disp_err
rst_id_rec
elink_core_v1_0
ila_0
clk
probe0[75:0]
probe1[75:0]
probe2[0:0]
probe3[0:0]
probe4[0:0]
probe5[1:0]
probe6[1:0]
probe7[0:0]
probe8[0:0]
probe9[0:0]
probe10[0:0]
ILA (Integrated Logic Analyzer)
mopshub_id[3:0]
probe8[0:0]
clk_rx
clk_eLink
time_limit[31:0]
reset_in
clk_0
clk_tx
rx_elink
start_write_elink_dbg_0
timeout_rst_watchdog_1
clk
time_limit[31:0]
rst
rst_timeout
timeout_rst_watchdog_v1_0
ip_select_io_ddr_wra_1
clk_rx
clk_tx
reset
rx_elink
tx_elink2bit[1:0]
rx_elink2bit[1:0]
tx_elink
ip_select_io_ddr_wrapper_v1_0
rx_received
tx_elink