

Ken Shirriff's blog

Computer history, restoring vintage computers, IC reverse engineering, and whatever



8085 instruction set: the octal table

The instruction set of the 8085 microprocessor has an underlying structure that becomes much clearer if expressed in an octal-based table, rather than usual hexadecimal-based table:

| | 10_0 | 10_1 | 10_2 | 10_3 | 10_4 | 10_5 | 10_6 | 10_7 | 11_0 | 11_1 | 11_2 | 11_3 | 11_4 | 11_5 | 11_6 | 11_7 |
|------|---------|------------|----------|--------|-------|-------|----------|-------|---------|---------|---------|---------|---------|----------|---------|---------|
| 100_ | NOP | LXI B,d16 | STAX B | INX B | INR B | DCR B | MVI B,d8 | RLC | MOV B,B | MOV B,C | MOV B,D | MOV B,E | MOV B,H | MOV B,L | MOV B,M | MOV B,A |
| 101_ | dsub | DAD B | LDAX B | DCX B | INR C | DCR C | MVI C,d8 | RRC | MOV C,B | MOV C,C | MOV C,D | MOV C,E | MOV C,H | MOV C,L | MOV C,M | MOV C,A |
| 102_ | arhl | LXI D,d16 | STAX D | INX D | INR D | DCR D | MVI D,d8 | RAL | MOV D,B | MOV D,C | MOV D,D | MOV D,E | MOV D,H | MOV D,L | MOV D,M | MOV D,A |
| 103_ | rdei | DAD D | LDAX D | DCX D | INR E | DCR E | MVI E,d8 | RAR | MOV E,B | MOV E,C | MOV E,D | MOV E,E | MOV E,H | MOV E,L | MOV E,M | MOV E,A |
| 104_ | RIM | LXI H,d16 | SHLD a16 | INX H | INR H | DCR H | MVI H,d8 | DAA | MOV H,B | MOV H,C | MOV H,D | MOV H,E | MOV H,H | MOV H,L | MOV H,M | MOV H,A |
| 105_ | ldhi r8 | DAD H | LHLD a16 | DCX H | INR L | DCR L | MVI L,d8 | CMA | MOV L,B | MOV L,C | MOV L,D | MOV L,E | MOV L,H | MOV L,L | MOV L,M | MOV L,A |
| 106_ | SIM | LXI SP,d16 | STA a16 | INX SP | INR M | DCR M | MVI M,d8 | STC | MOV M,B | MOV M,C | MOV M,D | MOV M,E | MOV M,H | MOV M,L | HLT | MOV M,A |
| 107_ | ldsi r8 | DAD SP | LDA a16 | DCX SP | INR A | DCR A | MVI A,d8 | CMC | MOV A,B | MOV A,C | MOV A,D | MOV A,E | MOV A,H | MOV A,L | MOV A,M | MOV A,A |
| 120_ | ADD B | ADD C | ADD D | ADD E | ADD H | ADD L | ADD A | RNZ | POP B | JNZ a16 | JMP a16 | CNZ a16 | PUSH B | ADI d8 | RST 0 | |
| 121_ | ADC B | ADC C | ADC D | ADC E | ADC H | ADC L | ADC M | ADC A | RZ | RET | JZ a16 | rstv | CZ a16 | CALL a16 | ACI d8 | RST 1 |
| 122_ | SUB B | SUB C | SUB D | SUB E | SUB H | SUB L | SUB M | SUB A | RNC | POP D | JNC a16 | OUT d8 | CNC a16 | PUSH D | SUI d8 | RST 2 |
| 123_ | SBB B | SBB C | SBB D | SBB E | SBB H | SBB L | SBB M | SBB A | RC | shlx | JC a16 | IN d8 | CC a16 | jnk a16 | SBI d8 | RST 3 |
| 124_ | ANA B | ANA C | ANA D | ANA E | ANA H | ANA L | ANA M | ANA A | RPO | POP H | JPO a16 | XTHL | CPO a16 | PUSH H | ANI d8 | RST 4 |
| 125_ | XRA B | XRA C | XRA D | XRA E | XRA H | XRA L | XRA M | XRA A | RPE | PCHL | JPE a16 | XCHG | CPE a16 | lthx | XRI d8 | RST 5 |
| 126_ | ORA B | ORA C | ORA D | ORA E | ORA H | ORA L | ORA M | ORA A | RP | POP PSW | JP a16 | DI | CP a16 | PUSH PSW | ORI d8 | RST 6 |
| 127_ | CMP B | CMP C | CMP D | CMP E | CMP H | CMP L | CMP M | CMP A | RM | SPHL | JM a16 | EI | CM a16 | jk a16 | CPI d8 | RST 7 |

The large-scale structure of the instruction set is by quadrant (i.e. the top two bits): MOV instructions in the pink quadrant, arithmetic instructions in the cyan quadrant, increment, decrement, rotates in the yellow quadrant, and control flow (jump, call, return, push, pop, rst) in the purple quadrant. It's not totally regular, of course. Some instructions are wedged in where they can fit, for example the spot where memory-to-memory move (MOV M, M) would go is replaced by HLT.

Note how registers are controlled by an octal digit in the sequence B, C, D, E, H, L, M, and A. This is especially notable for the MOV instructions and arithmetic instructions. For instructions acting on register pairs, the structure is similar: BC, BC, DE, DE, HL, HL, SP, SP.

Although octal is unpopular now, early microprocessors were **designed** with octal in mind, using groups of three bits to select registers and operations. Now hexadecimal is popular, but when the opcodes are displayed in a hex-based table, the underlying structure of the instructions is obscured.

Note that the four blocks have been arranged for ease of display - strictly speaking they should be stacked vertically rather than a 2x2 grid. The table includes undocumented instructions, which are shown in lower case. Mouse over a cell to see the hex value of the instruction. Credits: original data from [pastraiser.com](#) 8085 instruction table.

How the 8085 decodes instructions internally

The 8085 uses a [set of PLAs](#) to decode and process instructions. In the first step of processing an instruction the instruction decode ROM ([details](#)) decodes the instruction into one of 48 different instruction groups. The grid below is colored according to the instruction group (0 through 47).

| | | | | | | | | | | | | | | | |
|---------|------------|----------|--------|-------|-------|----------|-------|---------|---------|---------|---------|----------|----------|---------|---------|
| NOP | LXI B,d16 | STAX B | INX B | INR B | DCR B | MVI B,d8 | RLC | MOV B,B | MOV B,C | MOV B,D | MOV B,E | MOV B,H | MOV B,L | MOV B,M | MOV B,A |
| 42 | 40 | 36 | 38 | 38 | 14 | 25 | 45 | 45 | 45 | 45 | 45 | 45 | 44 | 44 | 45 |
| dsub | DAD B | LDAX B | DCX B | INR C | DCR C | MVI C,d8 | RRC | MOV C,B | MOV C,C | MOV C,D | MOV C,E | MOV C,H | MOV C,L | MOV C,M | MOV C,A |
| 21 | 20 | 41 | 37 | 38 | 38 | 14 | 25 | 45 | 45 | 45 | 45 | 45 | 45 | 44 | 45 |
| arhl | LXI D,d16 | STAX D | INX D | INR D | DCR D | MVI D,d8 | RAL | MOV D,B | MOV D,C | MOV D,D | MOV D,E | MOV D,H | MOV D,L | MOV D,M | MOV D,A |
| 24 | 42 | 40 | 36 | 38 | 38 | 14 | 25 | 45 | 45 | 45 | 45 | 45 | 45 | 44 | 45 |
| rdei | DAD D | LDAX D | DCX D | INR E | DCR E | MVI E,d8 | RAR | MOV E,B | MOV E,C | MOV E,D | MOV E,E | MOV E,H | MOV E,L | MOV E,M | MOV E,A |
| 22 | 20 | 41 | 37 | 38 | 38 | 14 | 25 | 45 | 45 | 45 | 45 | 45 | 45 | 44 | 45 |
| RIM | LXI H,d16 | SHLD a16 | INX H | INR H | DCR H | MVI H,d8 | DAA | MOV H,B | MOV H,C | MOV H,D | MOV H,E | MOV H,H | MOV H,L | MOV H,M | MOV H,A |
| 3 | 42 | 12 | 36 | 38 | 38 | 14 | 6 | 45 | 45 | 45 | 45 | 45 | 45 | 44 | 45 |
| ldhi r8 | DAD H | LHLD a16 | DCX H | INR L | DCR L | MVI L,d8 | CMA | MOV L,B | MOV L,C | MOV L,D | MOV L,E | MOV L,H | MOV L,L | MOV L,M | MOV L,A |
| 23 | 20 | 13 | 37 | 38 | 38 | 14 | 6 | 45 | 45 | 45 | 45 | 45 | 45 | 44 | 45 |
| SIM | LXI SP,d16 | STA a16 | INX SP | INR M | DCR M | MVI M,d8 | STC | MOV M,B | MOV M,C | MOV M,D | MOV M,E | MOV M,H | MOV M,L | HLT | MOV M,A |
| 3 | 42 | 8 | 36 | 39 | 39 | 16 | 6 | 43 | 43 | 43 | 43 | 43 | 43 | 47 | 43 |
| ldsi r8 | DAD SP | LDA a16 | DCX SP | INR A | DCR A | MVI A,d8 | CMC | MOV A,B | MOV A,C | MOV A,D | MOV A,E | MOV A,H | MOV A,L | MOV A,M | MOV A,A |
| 23 | 20 | 9 | 37 | 38 | 38 | 14 | 6 | 45 | 45 | 45 | 45 | 45 | 45 | 44 | 45 |
| ADD B | ADD C | ADD D | ADD E | ADD H | ADD L | ADD A | RNZ | POP B | JNZ a16 | JMP a16 | CNZ a16 | PUSH B | ADI d8 | RST 0 | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 27 | 29 | 30 | 33 | 26 | 2 | 5 | |
| ADC B | ADC C | ADC D | ADC E | ADC H | ADC L | ADC A | RZ | RET | JZ a16 | rstv | CZ a16 | CALL a16 | ACI d8 | RST 1 | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 18 | 29 | 7 | 33 | 34 | 2 | 5 | |
| SUB B | SUB C | SUB D | SUB E | SUB H | SUB L | SUB A | RNC | POP D | JNC a16 | OUT d8 | CNC a16 | PUSH D | SUI d8 | RST 2 | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 27 | 29 | 17 | 33 | 26 | 2 | 5 | |
| SBB B | SBB C | SBB D | SBB E | SBB H | SBB L | SBB A | RC | shlx | JC a16 | IN d8 | CC a16 | jnk a16 | SBI d8 | RST 3 | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 10 | 29 | 15 | 33 | 31 | 2 | 5 | |
| ANA B | ANA C | ANA D | ANA E | ANA H | ANA L | ANA M | ANA A | RPO | POP H | JPO a16 | XTHL | CPO a16 | PUSH H | ANI d8 | RST 4 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 27 | 29 | 35 | 33 | 26 | 2 | 5 | |
| XRA B | XRA C | XRA D | XRA E | XRA H | XRA L | XRA M | XRA A | RPE | PCHL | JPE a16 | XCHG | CPE a16 | lthx | XRI d8 | RST 5 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 32 | 29 | 46 | 33 | 11 | 2 | 5 | |
| ORAB | ORA C | ORA D | ORA E | ORA H | ORA L | ORA M | ORAA | RP | POP PSW | JP a16 | DI | CP a16 | PUSH PSW | ORI d8 | RST 6 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 27 | 29 | 0 | 33 | 26 | 2 | 5 | |
| CMP B | CMP C | CMP D | CMP E | CMP H | CMP L | CMP M | CMP A | RM | SPHL | JM a16 | EI | CM a16 | jk a16 | CPI d8 | RST 7 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 19 | 28 | 29 | 0 | 33 | 31 | 2 | 5 | |

Colors by [iWantHue](#)

The internal decoding shown above reveals a few interesting things. The NOP instruction is literally no operation - it doesn't get decoded into any instruction group. The MOV instructions are all decoded together, except for the memory operations. Similarly, the arithmetic instructions are all grouped together, except for the memory instructions. There are other smaller groups (e.g. INR/DCR, conditional jumps, conditional calls, returns), and 21 instructions that are handled uniquely (e.g. CALL, PCHL, XCHG, HALT, and 6 undocumented instructions). Surprisingly, DAA, CMA, STC, and CMC are handled together at this stage, despite having very different actions.



Labels: [8085](#)

Get new posts by email:

Enter your email

Subscribe

About the site

Contact info and site index

Popular Posts



Silicon reverse engineering: The 8085's undocumented

ed flags



Inside a vintage aerospace navigation computer of uncertain purpose



A Multi-Protocol Infrared Remote Library for the Arduino



Apple iPhone charger teardown: quality in a tiny expensive package



Teardown and exploration of Apple's Magsafe connector



Macbook charger teardown: The surprising complexity inside Apple's power adapter



Mining Bitcoin with pencil and paper: 0.67 hashes per day



A dozen USB chargers in the lab: Apple is very good, but not quite the best

Search This Blog

Search

Labels

386 6502 8008 8085 8086 8087 8088 aerospace alto analog Apollo apple arc arduino arm beaglebone bitcoin c# cadc calculator chips css datapoint dx7 electronics # fpga fractals genome globus haskell HP html5 ibm ibm1401 ibm360 intel ipv6 ir java javascript math microcode oscilloscope photo power supply random reverse-engineering

6 comments:

Mr Z said...



First, a typo of sorts: Shouldn't JK in your first table be lower case?

Second: I remember one of my EE profs (Dr. Donald Schertz) pointing out to me the octal nature of the 8085 ISA, and how what would be "MOV M, M" ends up being HLT. We had multiple EE labs at the time that required us to hand-assemble and hex-key code into SDK-85 boards, which is probably why Dr. Schertz was so keenly aware of the ISA's encoding properties.

(Our SDK-85s were fancier than most, with a bank of LEDs and toggles on the left side of the board; but, I digress.)

Anyway, that observation has caused me to look for octalness in other ISAs from the era. Indeed, the CP-1600 ISA is /very/ octal. I don't want to spam your 8085 entry with a dissertation on another processor. If anyone's interested in hearing more about the CP-1600, comment on this entry and I'll email me.

February 23, 2013 at 10:00 PM

Ken Shirriff said...



Thanks, Mr Z. I've fixed the typo. Please feel free to post a long comment about the CP-1600 (which Wikipedia tells me is the processor in the Intellivision game).

February 24, 2013 at 9:17 AM

Mr Z said...



Ken,

I'd be happy to. Blogger apparently doesn't like my post too much (it's too long, contains HTML markup it doesn't like), so I've just moved it here: http://spatula-city.org/~im14u2c/intv/comment_for_ken_shirrifs_blog.html

Enjoy!

--Joe

February 24, 2013 at 10:40 AM

Mr Z said...



I put together a Google Docs spreadsheet with a similar breakdown of CP1600/CP1610 opcodes, with a complete expansion of the opcode space here:

https://docs.google.com/spreadsheets/ccc?key=0Ar_02usomyeqdDIESiZLZ0NKcGhzT0xYdmxYb29BTVE&usp=sharing

February 24, 2013 at 3:41 PM

Anonymous said...

Sorry if my question is completely irrelevant, but I had to know.

In the Jump Statements of 8085, whenever the condition is satisfied, there are 3 Machine Cycles and 2 Machine Cycles if the condition isn't satisfied. I want to know what are these machine cycles? First one is Opcode Fetch, I'm confused about the rest. Please, do help.

September 4, 2013 at 11:21 PM

Mr Z said...



@Anonymous: Each M cycle corresponds to a single memory fetch, if I recall correctly. Jumps are 3 bytes. You need all 3 bytes to take the jump, as the second and third bytes are the branch target address.

So then the question is "Why is it 2 M cycles when the jump isn't taken?" I imagine they're getting the first byte of the jump destination in the same M cycle as they're evaluating the jump condition, although I haven't traced through the PLAs to see if that's actually the case.

September 5, 2013 at 6:38 AM

[Post a Comment](#)

[Newer Post](#)

[Home](#)

[Older Post](#)

[sheevaplug](#) [snark](#) [space](#)
[spanish](#) [synth](#) [teardown](#)
[theory](#) [unicode](#) [Z-80](#)

Blog Archive

- 2024 (10)
- 2023 (35)
- 2022 (18)
- 2021 (26)
- 2020 (33)
- 2019 (18)
- 2018 (17)
- 2017 (21)
- 2016 (34)
- 2015 (12)
- 2014 (13)
- ▼ 2013 (24)
 - November (2)
 - September (4)
 - August (4)
 - July (4)
 - June (2)
 - April (1)
 - March (2)
 - ▼ February (2)
 - 8085 instruction set: the octal table
 - Silicon reverse engineering: The 8085's undocument...
- January (3)
- 2012 (10)
- 2011 (11)
- 2010 (22)
- 2009 (22)
- 2008 (27)