
MICROPROCESSOR & MICROCONTROLLERS

053 EC 65

Unit 1 – 8085 MICROPROCESSOR Lecture 1-4:8085 Microprocessor Instruction Set By DICKSON NKONGO, MSc.

EECE Department



Microprocessor & Microcontroller Applications

Lecture 1-4: Outline

- 8085 Instruction Format
- 2 8085 Instruction Set
- Classification of Instruction Set

Lecture 1-4: 8085 Microprocessor Instruction Set

8085 INSTRUCTION FORMAT

MP & MC Lecture 4 – 8085 Microprocessor Instruction Set

INSTRUCTION FORMATS

1 BYTE INSTRUCTION

2 BYTE INSTRUCTION

3 BYTE INSTRUCTION

MOV A,B --- 78H

MVI B, 02 --- 06H 02

JMP 6200H ---C3H 00 62

Instruction Formats

Instruction set of 8085A consists of one, two and three byte instructions.

- 1 Byte Instruction
- 2Bytes Instruction
- 3 Bytes Instruction

The first byte is always the opcode; in two byte instructions the second byte is usually data; in three byte instructions the last two byte present address or 16-bit data

Instruction Formats

Instruction set of 8085A consists of one, two and three byte instructions.

◆ 1.One Byte Instruction

FORMAT Opcode

For example: MOV B, C whose opcode is 41H which is one byte. This instruction copies the contents of C register in B register

2. Two byte instruction:

FORMAT Opcode Operand

For example: MVI B, 08H. The opcode for this instruction is 06H and is always followed by a byte data (08H in this case). This instruction is a two byte instruction which copies immediate data into B register

Instruction Formats

Instruction set of 8085A consists of one, two and three byte instructions.

• 3. Three Byte Instruction


FORMAT: Opcode Operand Operand

For example: JMP 8200H. The opcode for this instruction is C3H and is always followed by 16 bit address (8200H in this case).

This instruction is a three byte which loads 16 bit address into program counter

Lecture 1-4: 8085 Microprocessor Instruction Set


8085 INSTRUCTION SET



Lecture 4 – 8085 Microprocessor Instruction Set

BYTE ORGANIZATION

GROUP - 0



Code For Receiving And Sending Registers/Pairs

REGISTERS	ADDRESS CODE	REGISTERS	ADDRESS CODE	
В	000	D C	00	
\mathbf{C}	001	$\mathbf{B} - \mathbf{C}$		
D	010	D E	01	
${f E}$	011	$\mathbf{D} - \mathbf{E}$		
H	100	TT T	10	
L	101	H-L		
\mathbf{M}	110	CD	11	
\mathbf{A}	111	SP	11	

Information Operations (I0 I0 I0)

ADDRESS			OPERATION
10	10	10	
0	0	0	NOT USED
0	0	1	IMMEDIATE OPERATION REGISTER PAIR
0	1	0	LOAD / STORE
0	1	1	INCREMENT/ DECREMENT REGISTER PAIR
1	0	0	INCREMENT SINGLE REGISTER
1	0	1	DECREMENT SINGLE REGISTER
1	1	0	IMMEDIATE OPERATION ON SINGLE REGISTER
1	1	1	REGISTER SHIFTING

Arithmetic And Logical Operations (A1 A1 A1)


ADDRESS			OPERATION
A1	A1	A1	OPERATION
0	0	0	ADD
0	0	1	ADD WITH CARRY (ADC)
0	1	0	SUBTRACT (SUB)
0	1	1	SUBTRACT WITH BORROW (SBB)
1	0	0	LOGICAL AND
1	0	1	EXCLUSIVE OR (X-OR)
1	1	0	LOGICAL OR (OR)
1	1	1	COMPARE

Conditions Of Branch (Cb Cb Cb)

ADDRESS			ODERATION
Cb	Cb	Cb	OPERATION
0	0	0	IF NOT ZERO (JNZ)
0	0	1	IF ZERO (JZ)
0	1	0	IF NO CARRY(JNC)
0	1	1	IF CARRY (JC)
1	0	0	IF ODD PARITY (JPO)
1	0	1	IF EVEN PARITY (JPE)
1	1	0	WAS IT POSITIVE (JP)
1	1	1	WAS IT NEGATIVE (JM)

Branch Operations (BO BO BO)

ADDRESS		SS	OPERATION
ВО	ВО	ВО	OPERATION
0	0	0	CONDITIONAL RETURN
0	0	1	SIMPLE RETURN
0	1	0	CONDITIONAL JUMP
0	1	1	UNCONDITIONAL JUMP
1	0	0	CONDITIONAL CALL
1	0	1	SIMPLE CALL
1	1	0	SPECIAL A/L OPERATIONS
1	1	1	SPECIAL UNCONDITIONAL JUMPS



Lecture 1-4: 8085 Microprocessor Instruction Set

CLASSIFICATION OF INSTRUCTION SET


Classification Of Instruction Set

There are 5 categories:

- (1) Data Transfer Instruction,
- (2) Arithmetic Instructions,
- (3) Logical Instructions,
- (4) Branching Instructions,
- (5) Control Instructions,

(1) Data Transfer Instructions

- MOV Rd, Rs
- MOV M, Rs
- MOV Rd, M
- This instruction copies the contents of the source register into the destination register.
- The contents of the source register are not altered.
- Example: MOV B,A or MOV M,B or MOV C,M



(2) Data Transfer Instructions

- *MVI R*, *Data*(8-bit)
- *MVI M*, *Data*(8-bit)

 The 8-bit immediate data is stored in the destination register (R) or memory (M), R is general purpose 8 bit register such as A, B, C, D, E, H and L.

• Example: MVI B, 60H or MVI M, 40H

BEFORE EXECUTION

AFTER EXECUTION

Α	F	
В	С	
D	Ε	
Н	L	


MVI B,60H

Α		F	
В	60	C	
D		Ε	
Н		L	

BEFORE EXECUTION

AFTER EXECUTION

40



(3) Data Transfer Instructions

- LDA 16-bit address
- The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator (A).
- The contents of the source are not altered.

Example: LDA 2000H



(4) Data Transfer Instructions


LDAX Register Pair

- Load accumulator (A) with the contents of memory location whose address is specified by BC or DE or register pair.
- The contents of either the register pair or the memory location are not altered.

Example: LDAX D

BEFORE EXECUTION

AFTER EXECUTION



(5) Data Transfer Instructions

STA 16-bit address

 The contents of accumulator are copied into the memory location i.e. address specified by the operand in the instruction.

Example: STA 2000 H




(6) Data Transfer Instructions

STAX Register Pair

• Store the contents of accumulator (A) into the memory location whose address is specified by BC Or DE register pair.

Example: STAX B



MEMORY

(8) Data Transfer Instructions


XCHG

- The contents of register H are exchanged with the contents of register D.
- The contents of register L are exchanged with the contents of register E.


Example: XCHG

BEFORE EXECUTION

AFTER EXECUTION



XCHG



MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

(12) Data Transfer Instructions

IN 8-bit port address

- Copy data to accumulator from a port with 8bit address.
- The contents of I/O port are copied into accumulator.

Example: IN 80 H

BEFORE EXECUTION

PORT 80H

10

A

IN 80H

AFTER EXECUTION

PORT 80H

10

A 10

(13) Data Transfer Instructions

OUT 8-bit port address

- Copy data from accumulator to a port with 8bit address
- The contents of accumulator are copied into the I/O port.

Example: OUT 50 H

BEFORE EXECUTION

PORT 50H

10

A

40

OUT 50H

AFTER EXECUTION

PORT 50H

40

Α

40

B. Arithmetic Instructions

These instructions perform the operations like:

- Addition
- Subtraction
- Increment
- Decrement

MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

(1) Arithmetic Instructions

- ADD R
- ADD M

- The contents of register or memory are added to the contents of accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- Example: ADD C or ADD M

BEFORE EXECUTION

Α	20		
В		С	30
D		Ε	
Н		L	

ADD C A=A+R

AFTER EXECUTION

Α	50		
В		С	30
D		Ε	
Н		L	


BEFORE EXECUTION

Α	20		
В		С	
D		Ε	
Н	20	L	50

ADD M A=A+M



AFTER EXECUTION




10

2050

(2) Arithmetic Instructions

- ADC R
- ADC M
- The contents of register or memory and Carry Flag (CY) are added to the contents of accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair. All flags are modified to reflect the result of the addition.
- Example: ADC C or ADC M

BEFORE EXECUTION



ADC C A=A+R+CY

BEFORE EXECUTION



ADC M A=A+M+CY

AFTER EXECUTION



AFTER EXECUTION



(3) Arithmetic Instructions

ADI 8-bit data

- The 8-bit data is added to the contents of accumulator.
- The result is stored in accumulator.

Example: ADI 10 H

BEFORE EXECUTION

AFTER EXECUTION

A 50

ADI 10H A=A+DATA(8)



(4) Arithmetic Instructions

ACI 8-bit data

- The 8-bit data and the Carry Flag (CY) are added to the contents of accumulator.
- The result is stored in accumulator.

Example: ACI 20 H

BEFORE EXECUTION

AFTER EXECUTION

CY 1

A 30

ACI 20H A=A+DATA(8)+CY

CY 0

A 51


MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

(6) Arithmetic Instructions

- SUB R
- SUB M
- The contents of the register or memory location are subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- Example: SUB B or SUB M


BEFORE EXECUTION



SUB B


A=A-R

AFTER EXECUTION




AFTER EXECUTION

BEFORE EXECUTION



SUB M A=A-M



MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

(7) Arithmetic Instructions

- SBB R
- SBB M
- The contents of the register or memory location and Borrow Flag (i.e.CY) are subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- Example: SBB C or SBB M



MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

(8) Arithmetic Instructions

SUI 8-bit data

- OPERATION: A=A-DATA(8)
- The 8-bit immediate data is subtracted from the contents of the accumulator.
- The result is stored in accumulator.

Example: SUI 45 H

(9) Arithmetic Instructions

SBI 8-bit data

- The 8-bit data and the Borrow Flag (i.e. CY) is subtracted from the contents of the accumulator.
- The result is stored in accumulator.


Example: SBI 20 H

BEFORE EXECUTION

AFTER EXECUTION

CY 1 A 50

SBI 20H A=A-DATA(8)-CY



(10) Arithmetic Instructions

- INR R
- INR M
- The contents of register or memory location are incremented by 1.
- The result is stored in the same place.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- Example: INR B or INR M

BEFORE EXECUTION

 A
 Image: Control of the control of

BEFORE EXECUTION


INR B

R=R+1

AFTER EXECUTION

A B 11 C D E H L

AFTER EXECUTION



2050H

30

INR M M=M+1



31

2050H

(11) Arithmetic Instructions

INX Rp

- This instruction increments the contents of register pair by 1.
- The result is stored in the same place.

Example: INX H

BEFORE EXECUTION

AFTER EXECUTION

SP			
В		C	
D		E	
Н	10	L	20

INX H RP=RP+1

SP			
В		С	
D		Ε	
Н	10	L	21

QN: What is the next address after 11FF?

(12) Arithmetic Instructions

- DCR R
- DCR M
- The contents of register or memory location are decremented by 1.
- The result is stored in the same place.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- Example: DCR E or DCR M

DCR E

BEFORE EXECUTION

 A
 C

 B
 C

 D
 E
 20

 H
 L

R=R-1

AFTER EXECUTION

B C D E 1F L

BEFORE EXECUTION

AFTER EXECUTION



(13) Arithmetic Instructions

DCX Rp

- This instruction decrements the contents of register pair by 1.
- The result is stored in the same place.

Example: DCX D

BEFORE EXECUTION

AFTER EXECUTION

SP			
В		C	
D	10	Ε	20
Н		L	

DCX D RP=RP-1

SP			
В		С	
D	10	Ε	1F
Н		L	

QN: What is the address before 10F0?

(1) Logical Instructions

- ANA R
- ANA M
- AND specified data in register or memory with accumulator.
- Store the result in accumulator (A).
- Example: ANA B, ANA M





BEFORE EXECUTION

B3

A 55 2050H H 20 L 50 1010 1010=AAH 0000 1111=0FH

0000 1010=0AH

ANA B
A=A and R

0101 0101=55H 1011 0011=B3H

0001 0001=11H

ANA M A=A and M **AFTER EXECUTION**

A OA

B OF C
D E
H L

AFTER EXECUTION

A 11 2050H

B3

H 20 L 50

(2) Logical Instructions

- ANI 8-bit data
- AND 8-bit data with accumulator (A).
- Store the result in accumulator (A)

Example: ANI 3FH

BEFORE EXECUTION

AFTER EXECUTION

1011 0011=B3H 0011 1111=3FH

0011 0011=33H

ANI 3FH
A=A and DATA(8)

A B3

A 33

(3) Logical Instructions

XRA Register (8-bit)

- XOR specified register with accumulator.
- Store the result in accumulator.

Example: XRA C

BEFORE EXECUTION

1010 1010=AAH 0010 1101=2DH

AFTER EXECUTION

CY AC

1000 0111=87H

CY 0 AC 0

A AA C 2D
D E L

XRA C A=A xor R

 A
 87

 B
 C
 2D

 D
 E
 Image: Control of the cont

(4) Logical Instructions

XRA M

- XOR data in memory (memory location pointed by H-L pair) with Accumulator.
- Store the result in Accumulator.

Example: XRA M

MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

BEFORE EXECUTION

0101 0101=55H 1011 0011=B3H


AFTER EXECUTION

B3

1110 0110=E6H



XRA M A=A xor M



(5) Logical Instructions

XRI 8-bit data


- XOR 8-bit immediate data with accumulator (A).
- Store the result in accumulator.

Example: XRI 39H


1011 0011=B3H 0011 1001=39H 1000 1010=8AH


BEFORE EXECUTION

AFTER EXECUTION



XRI 39H A=A xor DATA(8)





(6) Logical Instructions

- ORA Register
- OR specified register with accumulator (A).
- Store the result in accumulator.

Example: ORA B

BEFORE EXECUTION

1010 1010=AAH 0001 0010=12H

AFTER EXECUTION

CY AC

1011 1010=BAH

CY 0 AC 0

A AA

B 12 C

D E

H L

ORA B A=A or R



(7) Logical Instructions

ORA M

- OR H-L pair (i.e. M) with accumulator (A).
- Store the result in accumulator.

Example: ORA M

0101 0101=55H 1011 0011=B3H AFTER EXECUTION **BEFORE EXECUTION** 1111 0111=F7H AC CY AC 0 **ORA M** A=A or M **B3** 2050H **B3** 2050H **55** A **F7 50** Н 20 H 20 **50**

(8) Logical Instructions

ORI 8-bit data

- OR 8-bit data with accumulator (A).
- Store the result in accumulator.

Example: ORI 08H

1011 0011=B3H 0000 1000=08H

BEFORE EXECUTION

1011 1011=BBH

AFTER EXECUTION

CY AC AC A B3

ORI 08H A=A or DATA(8) CY 0 AC 0

A BB

MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

(9) Logical Instructions

- CMP Register
- CMP M
- Compare specified data in register or memory with accumulator (A).
- Store the result in accumulator.

Example: CMP D or CMP M

BEFORE EXECUTION

CY Ζ **B8** A C B **B9** E

A>R: CY=0,Z=0

A=R: CY=0,Z=1

A<R: CY=1,Z=0

CMP D A-R

AFTER EXECUTION

CY Z 0 0

B8 A B D **B9** E Н

BEFORE EXECUTION

D

Н

Z CY 2050H **B8** A Н 20 **50**

B8

A>M: CY=0,Z=0

A=M: CY=0,Z=1

A<M: CY=1,Z=0

CMP M A-M

AFTER EXECUTION

B8

CY 1

B8 2050H 20 50

(10) Logical Instructions

- CPI 8-bit data
- Compare 8-bit immediate data with accumulator (A).
- Store the result in accumulator.

Example: CPI 30H

A>DATA: CY=0, Z=0

A=DATA: CY=0, Z=1

A<DATA: CY=1, Z=0

BEFORE EXECUTION

AFTER EXECUTION



CPI 30H A-Data

1011 1010=BAH

(11) Logical Instructions

STC

- It sets the carry flag to 1.
- Example: STC

BEFORE EXECUTION

AFTER EXECUTION

CY 0

STC CY=1

CY 1

(12) Logical Instructions

CMC

- It complements the carry flag.
- Example: CMC

BEFORE EXECUTION

AFTER EXECUTION

CY 1

CMC

CY 0

(13) Logical Instructions

CMA

- It complements each bit of the accumulator.
- Example: CMA


MP & MC APPLICATIONS

<u>Lecture 4 – 8085 Microprocessor Instruction Set</u>

(14) Logical Instructions

- RLC
- Rotate accumulator left
- Each binary bit of the accumulator is rotated left by one position.
- Bit D7 is placed in the position of D0 as well as in the Carry flag.
- CY is modified according to bit D7.
- Example: RLC.





AFTER EXECUTION




(15) Logical Instructions RRC

- Rotate accumulator right
- Each binary bit of the accumulator is rotated right by one position.
- Bit D0 is placed in the position of D7 as well as in the Carry flag.
- CY is modified according to bit D0.
- Example: RRC.

MP & MC APPLICATIONS

Lecture 4 – 8085 Microprocessor Instruction Set

BEFORE EXECUTION



AFTER EXECUTION

B0 B7	B6	B 5	B 4	В3	B2	B1		В0
-------	-----------	------------	------------	----	-----------	-----------	--	----

Branching Instructions

- The branch group instructions allows the microprocessor to change the sequence of program either conditionally or under certain test conditions. The group includes,
- (1) Jump instructions,
- (2) Call and Return instructions,
- (3) Restart instructions,

MP & MC APPLICATIONS Lecture 4 – 8085 Microprocessor Instruction Set (1) Branching Instructions

JUMP address

BEFORE EXECUTION

AFTER EXECUTION

PC

JMP 2000H

PC

2000

- Jump unconditionally to the address.
- The instruction loads the PC with the address given within the instruction and resumes the program execution from specified location.
- Example: JMP 2000H

Conditional Jumps

Instruction Code	Description	Condition For Jump
JC	Jump on carry	CY=1
JNC	Jump on not carry	CY=0
JP	Jump on positive	S=0
JM	Jump on minus	S=1
JPE	Jump on parity even	P=1
JPO	Jump on parity odd	P=0
JZ	Jump on zero	Z=1
JNZ	Jump on not zero	Z=0

(2) Branching Instructions

CALL address

 Call unconditionally a subroutine whose starting address given within the instruction and used to transfer program control to a subprogram or subroutine.

Example: CALL 2000H

Conditional Calls

Instruction Code	Description	Condition for CALL
CC	Call on carry	CY=1
CNC	Call on not carry	CY=0
СР	Call on positive	S=0
CM	Call on minus	S=1
CPE	Call on parity even	P=1
СРО	Call on parity odd	P=0
CZ	Call on zero	Z=1
CNZ	Call on not zero	Z=0

(4) Branching Instructions

RST_n


- Restart n (0 to 7)
- This instruction transfers the program control to a specific memory address. The processor multiplies the RST number by 8 to calculate the vector address (in hexadecimal).

Example: RST 6

BEFORE EXECUTION

AFTER EXECUTION

SP-1



ADDRESS OF THE NEXT INSTRUCTION IS 2001H

Vector Address For Return Instructions

Instruction Code	Vector Address
RST 0	0*8=0000H
RST 1	1*8=0008H
RST 2	2*8=0010H
RST 3	3*8=0018H
RST 4	4*8=0020H
RST 5	5*8=0028H
RST 6	6*8=0030H
RST 7	7*8=0038H

(1) Control Instructions

NOP

- No operation
- No operation is performed.
- The instruction is fetched and decoded but no operation is executed.

Example: NOP

(2) Control Instructions

• HLT

- Halt
- The CPU finishes executing the current instruction and halts any further execution.
- An interrupt or reset is necessary to exit from the halt state.

Example: HLT