MITSUBISHI(MICMPTR/MIPRC)

PROGRAMMABLE DMA CONTROLLER

DESCRIPTION

The M5L8257P-5 is a programmable 4-channel direct memory access (DMA) controller. It is produced using the N-channel silicon-gate ED-MOS process and is specifically designed to simplify data transfer at high speeds for microcomputer systems.

The LSI operates on a single 5V power supply.

FEATURES


- Single 5V supply voltage
- TTL compatible interface
- Priority DMA request logic
- Channel-masking function
- Terminal count and Modulo 128 outputs
- 4-channel DMA controller
- Compatible with MELPS85 devices

APPLICATION


DMA control of peripheral equipment such as floppy disks and CRT terminals that require high-speed data transfer.

FUNCTION

The M5L8257P-5 controller is used in combination with the M5L8212P 8-bit input/output port in 8-bit microcomputer systems. It consists of a channel section to acknowledge DMA requests, control logic to exchange commands and data with the CPU, read/write logic, and registers to hold transfer addresses and count the number of bytes to be transferred. When a DMA request is made to an unmasked channel from the peripherals after setting of the transfer mode, transferstart address and the number of transferred bytes for the registers, the M5L8257P-5 issues a priority request for the use of the bus to the CPU. On receiving an HLDA signal



from the CPU, it sends a DMA acknowledge signal to the channel with the highest priority, starting DMA operation. During DMA operation, the contents of the high-order 8 bits of the transfer memory address are transmitted to the M5L8212P address-latch device through pins $D_0 \sim D_7$. The contents of the low-order 8 bits are transmitted through pins $A_0 \sim A_7$. After address transmission, DMA transfer can be started by dispatching read and write signals to the memories and peripherals.



T-52-33-19

MITSUBISHI (MICMPTR/MIPRC)

PROGRAMMABLE DMA CONTROLLER

OPERATION

I/O Read Input/Output (I/OR)

When the M5L8257P-5 is in slave-mode operation, this threestate, bidirectional pin serves for inputting and reads the upper/lower bytes of the 8-bit status register or 16-bit DMA address register and the high/low order bytes of the terminal counter.

In the master mode, the pin gives control output and is used to obtain data from a peripheral equipment during the DMA write cycle.

I/O Write Input/Output (I/OW)

This pin is also of the three-state bidirectional type. When the M5L8257P-5 is in slave-mode operation, it serves for inputting and loads the contents of the data bus on the 8-bit status register and the upper/lower bytes of the 16-bit terminal counter or 16-bit DMA address register.

Memory Read Output (MEMR)

This active-low three-state output is used to read data from the addressed memory location during DMA read cycles.

Memory Write Output (MEMW)

This active-low three-state output is used to write data into the addressed memory location during DMA write cycles.

Mark Output (MARK)

This signal notifies that the DMA transfer cycle for each channel is the 128th cycle since the previous MARK output.

Ready Input (READY)

This asynchronous input is used to extend the memory read and write cycles in the M5L8257P-5 with wait states if the selected memory requires longer access time.

Hold Acknowledge input (HLDA)

This input from the CPU indicates that the system bus is controlled by the M5L8257P-5.

Address Strobe Output (ADSTB)

This output strobes the most significant byte of the memory address into the M5L8212P (8-bit input/output port) through the data bus.

Address Enable Output (AEN)

This signal is used to disable the system data bus and system control bus by means of the bus enable pin on the system controller. It may also be used to inhibit non-DMA devices from responding during DMA cycles.

Hold Request Output (HRQ)

This output requests control of the system bus. HRQ will normally be applied to the HOLD input on the CPU.

Chip-Select Input (CS)

This pin is active on a low-level. It enable the $\overline{I/OR}$ and $\overline{I/OW}$ signals output from the CPU, when the M5L8257P-5 is in slave-mode operation.

In the master mode, it is disabled to prevent the chip from selecting itself while performing the DMA function.

Clock Input (CLK)

This pin generates internal timing for the M5L8257P-5 and is connected to the ϕ (TTL) output of the system clock.

Reset Input (RESET)

This asynchronous input clears some registers and control lines inside the M5L8257P-5.

DMA Acknowledge Outputs (DACK0~DACK3)

These active-low outputs indicate that the peripheral equipment connected to the channel in question can execute the DMA cycle.

DMA Request Inputs (DRQ0~DRQ3)

These independent, asynchronous channel-request inputs are used to secure use of the DMA cycle for the peripherals. **Data-Bus Buffer**

This three-state, bidirectional, 8-bit buffer interfaces the M5L8257P-5 to the CPU for data transfer. During a DMA cy-

cle the upper 8 bits of the DMA address are output to the M5L8212P latch device through this buffer.

Address Inputs/Outputs (A₀~A₃)

The four bits of these input/output pins are bidirectional. When the M5L8257P-5 is in slave-mode operation, serve to input and address the internal registers. In the case of master operation, they output the low-order 4 bits of the 16-bit memory address.

Terminal Count Output (TC)

When the terminal count registers became (3FFF)H, terminal count signal is out. And this signal notifies that the present DMA cycle is the last cycle for this data block.

Address Inputs/Outputs (A₄~A₇)

These four address lines are three-state outputs which constitute bits 4 through 7 of the memory address generated by the M5L8257P-5 during all DMA cycles.

MITSUBISHI (MICMPTR/MIPRC)

PROGRAMMABLE DMA CONTROLLER

T-52-33-19

Register Initialization

Two 16-bit registers are provided for each of the 4 channels. **DMA Address register**

A15 A14 A13 A12 A11 A10 A9 A8

DMA TRANSFER STARTING ADDRESS

Terminal count register

1413 Rd Wr C13 C12 C11 C10 C9 C8 C7 C6 C5 C4 C3 C2 C1 C0

DMA MODE

NUMBER OF TRANSFERRED BYTES-1

The DMA transfer starting address, number of transferred bytes, and DMA mode are written for each channel in 2 steps using the 8-bit data bus. The lower-order and upperorder bytes are automatically indicated by the first-last flipflop for the writing and reading in 2 continuous steps.

The DMA mode (read, write, or verify) is indicated by the upper 2 bits of the terminal count register. The read mode refers to the operation of peripheral devices reading data out of memory. The write mode refers to data from peripheral devices being written into memory. The verify mode sends neither the read nor the write signals and performs a date check at the peripheral device.

In addition to the above-mentioned registers, there is a mode set register and a status register.

Mode set register (write only)

7						<u>.</u>	
AL	TCS	EW	RP	EN3	EN2	ENI	EN0

ADDED FUNCTION SETTING BITS

CHANNEL ENABLE BITS

Status Register (read only)

7							0	i
0,	0	0	UP	TC3	TC2	TC1	TC0	

The upper-order 4 bits of the mode set register are used to select the added function, as described in 5-66. The lowerorder 4 bits are mask bits for each channel. When set to 1, DMA requests are allowed. When the reset signal is input, all bits of the mode set and status registers are reset and DMA is inhibited for all channels. Therefore, to execute DMA operations, registers must first be initialized. An example of such an initialization is shown below.

MODESET:

MVI A, ADDL

OUT 00#: Channel 0 lower-order address

MVI A, ADDH

OUT 00#: Channel 0 upper-order address

MVI A. TCL

OUT 01#: Channel 0 terminal count lower-order

MVI A, TCH

OUT 01#: Channel 0 terminal count upper-order

MVI A, XX

OUT 08#: Mode set resister

As can be seen from the above example, until the contents of the address register and terminal count register become valid, the enable bit of the mode set register must not be set. This prevents memory contents from being destroyed by improper DRQ signals from peripheral devices.

DMA OPERATION DESCRIPTION

When a DMA request signal is received at the DRQ pin from a peripheral device after register initialization for a channel that is not masked, the M5L8257P-5 outputs a hold request signal to the CPU to begin DMA operation (S₁).

The CPU, upon receipt of the HRQ signal, outputs the HLDA signal which reserves capture of the bus after it has executed the present instruction to place this system in the hold state.

When the M5L8257P-5 receives the HLDA signal, an internal priority determining circuit selects the channel with the highest priority for the beginning of data transfer (S₀).

Upon the next S₁ state, the address signal is sent. The lower-order 8 bits and upper-order 8 bits are sent by means of the $A_0 \sim A_7$ and $D_0 \sim D_7$ pins respectively, latched into the M5L8212P and output at pins A₈~A₁₅. Simultaneous with this, the AEN signal is output to prohibit the selection of a device not capable of DMA.

In the S2 state, the read, extended write, and DACK signals are output and data transferred from memory or a peripheral device appears on the data bus.

In the S₃ state, the write signal required to write data from the bus is output. At this time if the remaining number of bytes to be transferred from the presently selected channel has reached 0, the terminal count (TC) signal is output. Simultaneously with this, after each 128-byte data transfer a mark signal is output as required. In addition, in this state the READY pin is sampled and, if low-level, the wait state (S_W) is entered. This is used to perform DMA with slow access memory devices. In the verify mode, READY input is ianored.

MITSUBISHI(MICMPTR/MIPRC)

PROGRAMMABLE DMA CONTROLLER

T-52-33-19

In the S4 state, the DRQ and HLDA pins are sampled at the end of a transferred byte as the address signal, control signals, and DACK signal are held to determine if transfer will continue.

As described above, transfer of 1 byte requires a minimum of 4 states for execution. For example, if a 2MHz clock input is used, the maximum transfer rate is 500k byte/s.




Fig. 1 DMA Operation state transition diagram

MEMORY MAPPED I/O

When using memory mapped I/O, it is neccessary to change the connections for the control signals.




Fig. 2 Memory mapped I/O

Also, the read mode and write mode specifications for setting the mode of the terminal count are reversed.

MITSUBISHI LSIs

M5L8257P-5

T-52-33-19

PROGRAMMABLE DMA CONTROLLER

INTERNAL REGISTERS OF THE M5L8257P-5

Upper Lower D₃ D₂ D₁ D₀ D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ D₇ D₆ D₅ D₄ A12 A11 A₇ A₆ DMA address channel-0 Rd Wr C13 C12 C11 C10 C9 C8 C7 C6 C5 C4 terminal count A15 A14 A13 A12 A11 A10 A9 A₇ A₆ A₅ A4 A3 A2 A1 A0 DMA address channel-1 Rd Wr C13 C8 C7 C₆ C₄ C₃ C2 C1 C0 C12 Cii C10 C₉ C₅ terminal count A15 A14 A13 A12 A11 A10 Αg A₇ A₆ A5 A4 A3 A2 A1 A0 DMA address channel-2 Rd Wr C13 C12 C11 C10 C7 C₆ C₄ C₃ C9 C₈ C₅ terminal count A15 A14 A13 A12 A11 A10 A9 Aε A₇ A₆ A₅ A₄ A₃ A₂ A₁ DMA address channel-3

MITSUBISHI (MICMPTR/MIPRC)

Rd Wr C13 C12 C11 C10 C₉ Св C7 C₆ C₅ C4 C3 C2 C1 C0 terminal count

0 0 0 UP TC3 TC2 TC1 TC0

AL TOS EW RP EN3 EN2 EN1 EN0

Mode setting (for write only)

Status (for read only)

Address of the memories for which DMA will be carried out from now on. In initialization, DMA start addresses must be written.

Terminal counts-in this IC (the number of remaining transfer bytes minus 1) The address is decremented for each DMA transfer of one byte, and when the transfer is linished, becomes (3 FFF) H. If additional DRQ signals are input, the address continues to be decremented. Rd. Wr : Used for DMA-mode setting by the following convention:

Rd	Wr	Mode to be set
0	. 0	DMA verify
0	1	DMA write
1	0	DMA read
1	1	Prohibition

AL EW

RP

Co~C13

: Automatic load mode. When this bit has been set, contents of the channel 3 register are written, as are on the channel 2 register when channel 2 DMA transfer comes to an end. This mode allows quick, automatic chaining operations without intervention of the software.

: Extended write signal mode. When this bit has been set, write signals can be transmitted in advance to memories and peripheral equipment requiring long access time.

Terminal count stop. When a DMA transfer process is complete, with terminal-count output, the channel-enable mask of that channel is re-

TCS

set, prohibiting subsequent DMA cycles.

Rotating priority mode. The setting of this mode allows the priority order to be rotated by each byte transfer. The setting priority is fixed with the channel 0 as highest, followed by channel 1, 2 and 3 in descending order.

Channel used for the present da	CH-0	CH-1	CH-2	CH-3	
Priority list for the next cycle	1	CH-1	CH-2	CH-3	CH-0
	2	CH-2	CH-3	CH-0	CH-1
	3	CH-3	CH-0	CH-1	CH-2
	4	CH-0	CH-1	CH-2	CH-3

EN0~EN3: Channel-enable bit. This mask prohibits or allows the DMA request. When the reset signal is applied, all channels are disabled.

Update flag. This is set when register contents are transferred in an automatic load mode from channel 3 to channel 2. Terminal-count status flags. At the time of terminal-count output, the flag corresponding to the channel is set: TC0 -TC3

The flag is, set by reading the status register, annd is unaffected by the TCS bits.

MITSUBISHI (MICMPTR/MIPRC)

M5L8257P-5

T-52-33-19

PROGRAMMABLE DMA CONTROLLER

REGISTER ADDRESS

	Address	s Input		F/L	Register
Аз	A ₂	Aı	Ao	7/2	110910101
0	0	0	0	0	channel 0 DMA address Low-order
0	0	0	0	1 .	channel 0 DMA address High-order
0	0	0	1	0	channel 0 terminal count Low-order
0	0	0	1	1	channel 0 terminal count High-order
0	0	1	0	0	channel i DMA address Low-order
0	0	1	0	1	channel 1 DMA address High-order
0	0	1	1	0	channel 1 terminal count Low-order
0	0	1	1	1	channel 1 terminal count High-order
0	1	0	0	0	channel 2 DMA address Low-order
0	1	0	0	1	channel 2 DMA address High-order
0	1	0	1	0	channel 2 terminal count Low-order
0	1	0	1	1	channel 2 terminal count High-order
0	1	1	0	0	channel 3 DMA address Low-order
0	1	1	0	1	channel 3 DMA address High-order
0	1	1	1	0	channel 3 terminal count Low-order
0	1	1	1	1	channel 3 terminal count High-order
1	0	0	0	Τ-	Mode Setting (for Write Only)
1	0	0	0	 	Status (for Read Only)

F/L: First/last flip-flop. This is toggled when register-write or read operations for each channel are finished, and specifies whether the next write or read operation is to be for the upper bytes or the lower bytes. This means that write and read operations for each register must be carried out for a set of lower and higher bytes.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power-supply voltage		−0.5~7	V
V.	Input voltage	With respect to V _{SS}	−0. 5~7	V
Vo	Output voltage		−0.5~7	V
Pd	Power dissipation (max.)	Ta=25°C	1000	mW
Topr	Operating free-air temperature range		-20~75	ဗ
Teta	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=-20~75°C, unless otherwise noted)

			Limits		Unit
Symbol	Parameter	Min	Nom	Max	Oint
Vcc	Power-supply voltage	4. 75	5	5. 25	V
Vec	Power-supply voltage (GND)		0		V

MITSUBISHI (MICMPTR/MIPRC)

T-52-33-19

PROGRAMMABLE DMA CONTROLLER

ELECTRICAL CHARACTERISTICS (Ta=-20~75°C, Vcc=5 V±5%, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit			
ayınıbol	Fataneter	Test conditions	Min	Тур	Max	Unit	
VIH	High-level Input voltage	-	2.0		Vcc	V	
V _{IL}	Low-level input voltage		-0.5		0.8	V	
VoL	Low-level output voltage	I _{OL} =1.6mA			0.45	V	
V _{OH1}	High-level output voltage for AB, DB and AEN	I _{OH} =-150μA	2.4			٧	
V _{OH2}	High-level output voltage for HRQ	L 00 A	3.3	· ·		V	
V _{онз}	High-level output voltage for others	l _{OH} =-80μA	2.4			V	
loc	Supply current from V _{CC}				120	mA	
l _t	Input current	V _I =0V, V _{CC}	-10		10	μА	
loz	Off-state output current	Vo=0V~Vcc	-10	1	10	μА	
Çı	Input terminal capacitance	Ta=25°C, Vcc=Vss			10	pF	
C _{I/O}	Input/output terminal capacitance	Pins other than that under measurement are set to 0V, fc=1MHz			20	рF	

TIMING REQUIREMENTS (τ_a =-20~75°C, V_{co} =5 V±5%, V_{ss} = 0 V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Oyillou	Lendingfet	1 eat conditions	Min	Тур	Max	Unit	
t _{w(R)}	Read pulse width		250			ns	
t _{su} (AR) t _{su} (CS-R)	Address or CS setup time before read		0			ns	
կլ(R−A) կլ(R−CS)	Address or CS hold time after read		0			ns	
tw(w)	White pulse width		200		T I	ns	
t _{su(A} —w)	Address setup time before write		20		T	ns	
th(w-a)	Address hold time after write		0		1	ns	
t _{su(pq-w)}	Data setup time before write		200			ns	
th(w-pa)	Data hold time after write		0 -		T I	ns	
tw(RST)	Reset pulse width		300			ns	
(SU(VCC-RST)	Supply voltage setup time before reset		500			ns	
tr	Input signal rise time				20	ns	
tę	Input signal fall time				20	ns	
tsu(AST-W)	Reset setup time before write	_	2			tc(≠)	
t _C (≠)	Clock cycle time		0.32		4	μs	
tw(#)	Clock pulse width high-level		80		0.8t _{C(#)}	ns	
SU(DRO-1)	DRQ setup time before clock		70			กร	
h(HLDA-DRQ)	DRQ hold time after HLDA		0		1	ns	
tsu(HLDA#)	HLDA setup time before clock		100			ns	
SU(RDY-F)	Ready setup time before clock		30			กร	
h(≠~noy)	Ready hold time after clock		- 20			ns	

SLAVE MODE SWITCHING CHARACTERISTICS ($\tau_a = -20 \sim 75 \, \text{C}$, $v_{cc} = 5 \, \text{V} \pm 5 \, \text{\%}$, $v_{ss} = 0 \, \text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		11-11	
	1 44 44 10 10 1	Teat Conditions	Min	Тур	Max	Unit	
t _{PZV(R-00)}	Output data enable time after read	0 -150-5	0		200	n s	
tpvz(R-DQ)	Output data disable time after read	C _L =150pF	20		100	ns	

MITSUBISHI(MICMPTR/MIPRC)

T-52-33-19

PROGRAMMABLE DMA CONTROLLER

DMA MODE SWITCHING CHARACTERISTICS ($\tau_a = -20 \sim 75 ^{\circ}$, $V_{cc} = 5V \pm 5\%$, $V_{ss} = 0V$, unless otherwise noted).

Symbol	Parameter	Test conditions	Min	Limits	Max	Unit
0,,			Min	тур	Max	
PLH(≠ — HRQ) PHL(≠ — HRQ)	Propagation time from clock to HRQ (Note1)				160	ns
PLH(# — HRQ)	Propagation time from clock to HRQ (Note3)				250	ns
	Propagation time from clock to AEN (Note1)				300	ns
PHL(#-AEN)	Propagation time from clock to AEN (Note1)				200	ns
PZV(AEN-A)	Propagation time from AEN to address active (Note4)		20		<u> </u>	ns
PZV(≠ -A)	Propagation time from clock to address active (Note2)				250	ns
PVZ(# A)	Propagation time from clock to address floating (Note2)				150	ns
PLH(≠ A)	Address setup time after clock (Note2)			·	250	ns
h(+-A)	Address hold time after clock (Note2)	-	^ф ен(# - _{A)} —50			ns
h(R-A)	Address hold time after read (Note4)		60	<u></u>	ļ	ns
th(w-A)	Address hold time after write (Note4)		300			ns
PZV(# DQ)	Propagation time from clock to data active				300	ns
t _{PVZ(#DQ)}	Propagation time from clock to data floating (Note2)		[†] РНL(≠— ASTB)+20		170	ns
t _{PHL(A-ASTB)}	Propagation time from address to address strobe (Note2)		100			ns
h(ASTB-A)	Propagation time from address strobe to address hold (Note4)		50			ns
PLH(#-ASTB)	Propagation time from clock to address strobe (Note1)				200	ns
PHL(#-ASTB)	Propagation time from clock to address strobe (Notel)				140	ns
tw(ASTB)	Address strobe pulse width (Note4)		t _{0(≠)} -100			пѕ
t _{PHL(AS-R)}	Propagation time from address strobe to read or extended write (Note4)		70			ns
th(DQ-H)	Read or extended write hold time after data (Note4)		20			ns
PLH(#-DACK) PHL(#-TC/MARK) PLH(#-TC/MARK)	Propagation time from clock to DACK or TC/MARK (Note1, 5)				250	ns
tрнь(≠—R) tрнь(≠—W) tрнь(≠—WE)	Propagation time from clock to read, write or extended write (Note2, 6)				200	ns
t _{PLH} (≠ R) t _{PLH} (≠ W)	Propagation time from clock to read or write (Note2, 7)				200 -	ns
tpzv(≠ -p) tpzv(≠ -w)	Propagation time from clock to read active or write active (Note2)				300	ns
tpvz(≠-8) tpvz(≠-w)	Propagation time from clock to read floating or write floating (Note2)				150	ns
tw(R)	Read pulse width (Note4)		2t _{0(#)} + t _{w(#)} -5(ns
tw(w)	Write pulse width (Note4)		t _{G(≠)} —50			ns
t _{W(WE)}	Extended write pulse width (Note4)		2t _{G(≠)} —50			ns

	_		
Note	1	:	Load=1TTL

1 : Coad=1TTL+50pF 2 : Load=1TTL+(R_L=3.3kΩ), V_{OH}=3.3V 4 : Tracking specification

Note 5 : Δtp_H(\$-OACK)<50ns, Δtp_H(\$-TC/MARK)<50ns, Δtp_H(\$-TC/MARK)<50ns
6 : Δtp_H(\$-R)<50ns, Δtp_H(\$-we)<50ns, Δtp_H(\$-we)<50ns
7 : Δtp_H(\$-R)<50ns, Δtp_H(\$-we)<50ns
8 : A. C Testing waveform input pulse level input pulse see time 20ns
Input pulse fall time Reference level input output V_H=2V, V_{IL}=0.8V
V_{OH}=2V, V_{OL}=0.8V



MITSUBISHI(MICMPTR/MIPRC)


M5L8257P-5

T-52-33-19


PROGRAMMABLE DMA CONTROLLER


TIMING DIAGRAMS

DMA Mode



Slave Mode





MITSUBISHI(MICMPTR/MIPRC)

T-52-33-19

PROGRAMMABLE DMA CONTROLLER

