General Instructions

- You can download all required source files, that are provided as starting points for the following exercises, from Moodle.
- Each group should submit a zip (or tar.gz) file containing all the necessary source code files via Moodle.
- Each group should submit a report, written in French or English, in the **PDF** file format via Moodle.
- Each student has to be member of a group, where groups should generally consist of 3 students.

1 RISC-V Instruction Set

Aims: Understand the instruction set architecture and encoding of the RISC-V processor.

Consider the following RISC-V program represented by the binary code of a simple function:

- 0: 00050893 4: 00068513 8: 04088063 c: 04058263 10: 04060063 04d05063 14: 18: 00088793 1c: 00269713 20: 00e888b3 24: 0007a703 28: 0005a803 2c: 01070733 30: 00e62023 34: 00478793 38: 00458593 3c: 00460613 40: ff1792e3 44: 00008067 48: fff00513 4c: 00008067 50: fff00513 54: 00008067
- Use the attached cheat sheet (at the end of the assignment) in order to determine which RISC-V instructions appear in the program. Determine the instruction format for each instruction.
- Determine the operands for each instruction. For registers determine both, the register number and the symbolic register name.
- Search on the internet for an explanation of the concept "branch delay slots", which was popular in early implementations of the MIPS architecture. Explain the advantages and disadvantages, if any, of these branch delay slots.
- There are conditional branches in the function. Determine to which instructions they branch.
- What is the function actually doing? What is its return value?

2 RISC-V Tool Chain

Aims: Understand the interplay between compiler and computer architecture.

- Write a C program matching the program from above.
- Compile the program using the RISC-V compiler installed on the lab machines using the following command line:

```
riscv64-linux-gnu-gcc -g -00 -mcmodel=medlow -mabi=ilp32 -march=rv32im -Wall -c -o se201-prog.o se201-prog.c
```

• Disassemble the compiled program (se201-prog.o) with the objdump tool using the following command line:

```
riscv64-linux-gnu-objdump -d se201-prog.o
```

- Compare the resulting assembly code obtained from the objdump tool with the code from above. Explain why the code looks so differently?
- Try to change the compiler options (enable/disable optimizations using the option -00, -0, or -03) and see how this changes the code that you can see using the objdump tool.

3 RISC-V Architecture

Aims: Understand RISC-V program execution on a pipelined processor.

For the following exercises assume a RISC-V implementation as discussed in the lecture:

- The pipeline consists of 5 stages (IF, ID, EX, MEM, WB).
- Registers are read in the ID stage and written in the WB stage.
- Memory accesses are performed in the MEM stage.
 - The address computation is performed in the EX stage.
 - Data hazards between a memory load (in the MEM stage) and another instruction immediately using its results (in the EX stage) are resolved by stalling in the ID stage.
- Branches are performed in the EX stage.
 The two instructions following a branch are flushed when the branch is taken.
- For arithmetic instructions forwarding is performed as explained in the lecture.

3.1 Program Flow

• Given the program from Question 1, provide a list of instructions that are executed, along with a brief explanation of the processor/program state.

Assume that the program starts with the following initial processor state:

- Registers a0, a1, and a2 all have the value 0x200.
- Register a3 has the value 0x2.
- All other registers have the value zero (0x0).
- The memory contents at the address range 0x200 through 0x210 is given as follows:

| Address | Value |
|---------|--------------|
| 0x200 | 0x61 |
| 0x204 | 0x20 |
| 0x208 | 0x62 |
| 0x20C | 0×0 |
| 0x210 | 0x0 |

- All other memory cells have a value of zero (0x0).

Provide a full list of instructions until the function terminates by executing a ret instruction. Explicitly mention hazards and how they are resolved, explain the address computations of branches and memory accesses. You can follow the example below:

 PC
 Instruction
 a0
 a1
 a2
 a3
 a4
 a5
 a6
 a7
 Explanation

 0x0
 mv
 a7, a0
 0x200
 0x200
 0x2
 0x0
 0x0
 0x0
 0x200
 Oxpy value of a0 into a7

 Ω

3.2 Pipeline Diagram

Draw a pipeline diagram showing all the instructions executed by the function as determined above. Assume a processor implementation as described above. Highlight all forms of hazards that occur and graphically distinguish resolution mechanisms (e.g., forwarding, stalls, flushing).

4 Processor Design

Aims: Explain and understand the instruction set of a processor and its implementation using a simple pipeline.

4.1 Instruction Set Architecture

Describe the instruction set and the binary representation of the instructions of a simple processor. Your processor should respect the following list of characteristics:

- All instructions should be encoded in 16 bits. Apart from the instruction width, you are free to define the binary format yourself.
- Your processor should have 16 registers, i.e., encoding a register operand requires 4-bits. Assume that each register is 32-bit wide.
- The PC of your processor should be 32-bit wide.
- Your processor has separate instruction and data memories.
- You may chose whether the values of immediate operands of the various instructions are sign-extended or not.
- Define at least three different arithmetic/logic instructions operating on 3 register operands (reading 2 registers and writing 1).
- Define an instruction to read a 32-bit value from data memory (load). The instruction should take two register operands (reading 1 and writing 1) and a 5-bit immediate operand. The address used to access the memory is derived by adding the value of the read register to the immediate.
- Define an instruction to write a 32-bit value to data memory (store). The instruction should take two register operands (reading 2) and a 5-bit immediate operand. The address computation is the same as for loads.
- Define an instruction to copy an immediate value into a register.
- Define a conditional branch instruction having 1 register operand (read) and a 10-bit immediate operand. The branch is taken when the the register operand is non-zero. The new PC value is then computed as follows: $PC_{new} = PC_{old} + imm * 2$. Untaken branches simply continue straight.
- Define an unconditional jump instruction having 1 register operand (read). The new PC value is obtained by copying the register operand's value into the PC register. The jump is always taken.
- Define a call instruction having 1 immediate operand with at least 9 bits. The old PC value should be stored in a fixed register of your choosing, i.e., this is not an operand! The new PC value is obtained by copying the immediate operand's value into the PC register. The call instruction behaves like a jump that is always taken.

• Conditional branches, unconditional jumps, and calls in your instruction set architecture have a branch delay slot for a single instruction.

Using the instruction set you just defined, please complete the following exercises and include your replies in the report:

- Define how the 16 registers have to be used by the programmer. In particular define how arguments are passed on function calls for functions with up to 4 arguments. Define how a to return from a function call and how the returned result of the function call can be retrieved. Which registers are preserved/or potentially modified during a function call.
- Describe each instruction of your processor. Explain what the instruction is doing, how it can be written in human readable form (assembly), and how it is encoded in binary form.
- Group instructions into binary formats, similar to the I-, R-, ..., and SB-format discussed for RISC-V in the lecture. Illustrate the formats using figures in your report.
- Define a no-operation instruction (similar to the **nop** instruction of RISC-V using one of the above instructions. This instruction should be a pseudo instruction that does not modify any registers.
- Provide the assembly code of a function that takes two arguments and returns the sum
 of those arguments. In addition, provide the code of a function which does not take
 any arguments and calls your previously defined function in order to compute the sum
 of 65408 and 134. Try to make good use of the branch delay slot and recall to save the
 return address!
- Translate the C-code from Question 1 to corresponding instructions of your processor.
 Arguments and the return value of the function are communicated through registers. The
 return address is likewise stored in a register. Your code should respect the register
 usage conventions that you have defined in the previous exercise from above. This may
 also require saving/register register values on the stack depending on your register
 usage convention. Try to use the instructions of your processor as good as possible in
 order to minimize the number of instructions.

4.2 Pipelining

Now define the pipeline of your processor, while respecting the following characteristics:

- Your processor should have three pipeline stages: instruction fetch (IF), instruction decode (ID), and execute (EX).
- For arithmetic the three pipeline stages correspond, except for minor differences, to the pipeline stages of the RISC-V processor discussed in the lecture.
- Memory accesses are, however, different. The address computation and the memory access are both performed in the EX stage.
- Conditional branches, unconditional jumps, and calls should be executed in the ID stage.
- Assume that the processor registers are written at the beginning of the EX stage and read at the end of the ID stage.

Using the instruction set of your processor from the previous exercise and your pipeline design, please complete the following exercises and include your replies in the report:

- Draw a diagram of your processor's design. Use registers, pipeline registers, multiplexers, ALUs, ..., as you need them. Describe relevant parts of the diagram. The diagram should contain everything that is necessary to execute all instructions that you have defined!
- Make a copy of your drawing that specifically highlights how a call instruction is executed by your pipeline design. Explain what happens in each pipeline stage. Notably, explain which control signals are used to control multiplexers, read/write registers, the ALU, et cetera. Also explain when and how these control signals are computed.
- Which kinds of hazards (data, control, or structural) can you encounter for your processor? Explain under which circumstances these hazards occur. How are these hazards resolved?
- Does your processor need logic to *flush* instructions from the pipeline (as discussed in the lecture)? Explain why this logic is needed or why it is not needed.

1 ١ I

١

ı

| | | | _ | ① | ARITHMETIC COR | E INC | TRUCTION | SET | | | 2 |
|---------------------------|-------------|--|---|-------------|--|---|---|--------------|--|--------------------------|--------|
| $\mathbf{Z}_{\mathbf{Z}}$ | R | ISC-V | Dofomon and | • | RV64M Multiply Exter | | IKUCIION | SEI | | | • |
| | | | 11010101100 | <u>Data</u> | MNEMONIC | | NAME | | DESCRIPTION | N (in Verilog) | NOTE |
| | | GER INSTRUCTIONS, in al | | | mul | | MULtiply | | R[rd] = (R[rs1] * H | | |
| | | NAME | DESCRIPTION (in Verilog) | NOTE | mulh | | MULtiply High | | R[rd] = (R[rs1] * H | | |
| add addi | R I | ADD Immediate | R[rd] = R[rs1] + R[rs2] $R[rd] = R[rs1] + imm$ | | mulhsu | | MULtiply High U | | R[rd] = (R[rs1] * I | | 2) |
| and | I R | ADD immediate AND | R[rd] = R[rs1] + imm $R[rd] = R[rs1] & R[rs2]$ | | mulhu | R | MULtiply upper H Unsigned | alf | R[rd] = (R[rs1] * F | t[rs2])(127:64) | 6) |
| andi | I | AND Immediate | R[rd] = R[rs1] & imm | | div | | DIVide | | R[rd] = (R[rs1] / R | [rs2]) | |
| auipc | U | Add Upper Immediate to PC | R[rd] = PC + {imm, 12'b0} | | divu | | DIVide Unsigned | | R[rd] = (R[rs1] / R | | 2) |
| beq | SB | Branch EQual | if(R[rs1]==R[rs2) | | rem | | REMainder | | R[rd] = (R[rs1] % | | -/ |
| | SD | Dianen Equal | PC=PC+{imm,1b'0} | | remu | R | REMainder Unsign | ned | R[rd] = (R[rs1] % | | 2) |
| bge | SB | Branch Greater than or Equal | | | RV64F and RV64D Flo | - | | ns | EC 11 - 14704 - 13-1 | | |
| bgeu | SB | $Branch \geq Unsigned$ | if(R[rs1]>=R[rs2) | 2) | fld,flw fsd,fsw | • | Load (Word) Store (Word) | | F[rd] = M[R[rs1]+ M[R[rs1]+imm] = | | |
| blt | c n | D | PC=PC+{imm,1b'0} | | fadd.s,fadd.d | | ADD | | F[rd] = F[rs1] + F[| | 7) |
| bltu | SB | Branch Less Than | if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td><td>fsub.s,fsub.d</td><td></td><td>SUBtract</td><td></td><td>F[rd] = F[rs1] - F[</td><td></td><td>7)</td></r[rs2)> | 2) | fsub.s,fsub.d | | SUBtract | | F[rd] = F[rs1] - F[| | 7) |
| bne | SB | Branch Less Than Unsigned Branch Not Equal | if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}<br">if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}</r[rs2)> | 2) | fmul.s,fmul.d | | MULtiply | | F[rd] = F[rs1] * F[| | 7) |
| csrrc | J. | Cont./Stat.RegRead&Clear | $R[rd] = CSR; CSR = CSR & \sim R[rs1]$ | | fdiv.s,fdiv.d | | DIVide | | F[rd] = F[rs1] / F[rs1] | | 7) |
| csrrci | I | Cont./Stat.RegRead&Clear | $R[rd] = CSR;CSR = CSR & \sim R[rS1]$ $R[rd] = CSR;CSR = CSR & \sim imm$ | | fsqrt.s,fsqrt.d | •• | SQuare RooT | | F[rd] = sqrt(F[rs1] | | 7) |
| 001101 | 1 | Imm | K[II] - CSK,CSK - CSK & ~IIIIII | | fmadd.s,fmadd.d | | Multiply-ADD | | F[rd] = F[rs1] * F[| | 7) |
| csrrs | I | Cont./Stat.RegRead&Set | $R[rd] = CSR; CSR = CSR \mid R[rs1]$ | | fmsub.s,fmsub.d | | Multiply-SUBtract | | F[rd] = F[rs1] * F[| | 7) |
| csrrsi | î | Cont./Stat.RegRead&Set | R[rd] = CSR; CSR = CSR imm | | fmnsub.s,fmnsub.d | | Negative Multiply- | | F[rd] = -(F[rs1] * | | 7) |
| | • | Imm | refrag core core man | | fmnadd.s,fmnadd.d | | Negative Multiply- | SUBtract | F[rd] = -(F[rs1] * | | 7) |
| csrrw | I | Cont./Stat.RegRead&Write | R[rd] = CSR; CSR = R[rs1] | | fsgnj.s,fsgnj.d | | SiGN source | | F[rd] = { F[rs2]<6 | | 7) |
| csrrwi | I | Cont./Stat.Reg Read&Write | R[rd] = CSR; CSR = imm | | fsgnjn.s,fsgnjn.d fsgnjx.s,fsgnjx.d | | Negative SiGN sou Xor SiGN source | ırce | $F[rd] = \{ (\sim F[rs2] < 63 \}$ $F[rd] = \{ F[rs2] < 63 \}$ | | , |
| ebreak | ī | Imm | T | | | | | | F[rs1]<62:0>} | | 7) |
| ecall | 1 | Environment BREAK Environment CALL | Transfer control to debugger Transfer control to operating system | | fmin.s,fmin.d | R | MINimum | | F[rd] = (F[rs1] < F F[rs2] | [rs2]) ? F[rs1] : | 7) |
| fence | í | Synch thread | Synchronizes threads | | fmax.s,fmax.d | R | MAXimum | | F[rd] = (F[rs1] > F | [rs2]) ? F[rs1] : | 7) |
| fence.i | i | Synch Instr & Data | Synchronizes writes to instruction | | f f d | R | Compare Float EO | | F[rs2] | | |
| | | -, | stream | | feq.s,feq.d flt.s,flt.d | | Compare Float EQ Compare Float Les | | R[rd] = (F[rs1] = 0) R[rd] = (F[rs1] < F | | 7) |
| jal | UJ | Jump & Link | $R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$ | | fle.s,fle.d | | Compare Float Les | | R[rd] = (F[rs1]<= | | 7) |
| jalr | I | Jump & Link Register | R[rd] = PC+4; $PC = R[rs1]+imm$ | | fclass.s,fclass.d | | Classify Type | is than or – | R[rd] = class(F[rs] | | 7) |
| 1b | I | Load Byte | R[rd] = | 3) | fmv.s.x,fmv.d.x | •• | Move from Integer | | F[rd] = R[rs1] | D | 7,8) |
| | | | {24'bM[](7),M[R[rs1]+imm](7:0)} | 4) | fmv.x.s,fmv.x.d | 10 | Move to Integer | | R[rd] = F[rs1] | | 7) |
| lbu | I | Load Byte Unsigned | $R[rd] = \{24b0,M[R[rs1]+imm](7:0)\}$ | | fcvt.d.s | ** | Convert from SP to | , DB | F[rd] = single(F[rs | 11) | 7) |
| lh | I | Load Halfword | R[rd] = | | fcvt.a.s | | Convert from DP to | | F[rd] = double(F[r | | |
| | | | {16'bM[](15),M[R[rs1]+imm](15:0)} | | fcvt.s.w,fcvt.d.w | | Convert from 32b l | | F[rd] = float(R[rs1 | | 7) |
| lhu | I | Load Halfword Unsigned | $R[rd] = \{16'b0,M[R[rs1]+imm](15:0)\}$ | 4) | fcvt.s.l,fcvt.d.l | | Convert from 64b l | | F[rd] = float(R[rs1 | | 7) |
| lui | U | Load Upper Immediate | R[rd] = {imm, 12'b0} | | fcvt.s.wu.fcvt.d.w | | Convert from 32b l | | F[rd] = float(R[rs1 | | 2,7) |
| lw | I | Load Word | $R[rd] = \{M[R[rs1]+imm](31:0)\}$ | | fcvt.s.lu,fcvt.d.lu | | | | F[rd] = float(R[rs1 | . ,, | 2,7) |
| ori | R | OR | R[rd] = R[rs1] R[rs2] | 4) | fcvt.w.s,fcvt.w.d | R | Unsigned Convert from 64b l Unsigned Convert to 32b Inte | | R[rd](31:0) = integ | , | 7) |
| sb | I | OR Immediate | R[rd] = R[rs1] imm | , | fcvt.l.s,fcvt.l.d | | Convert to 64b Inte | | R[rd](63:0) = integ | | 7) |
| sh | S S | Store Byte Store Halfword | M[R[rs1]+imm](7:0) = R[rs2](7:0) | | fcvt.wu.s,fcvt.wu. | • | Convert to 32b Int | - | R[rd](31:0) = integ | | 2,7) |
| sll | R | Shift Left | M[R[rs1]+imm](15:0) = R[rs2](15:0) R[rd] = R[rs1] << R[rs2] | | fcvt.lu.s,fcvt.lu. | | Convert to 64b Int | | R[rd](63:0) = integ | | 2,7) |
| slli | I | Shift Left Immediate | $R[rd] = R[rs1] \ll R[rs2]$ | | RV64A Atomic Extens | | | | | | 2,1) |
| slt | R | Set Less Than | R[rd] = R[rs1] < R[rs2]) ? 1 : 0 | | | | ADD | | D(-4) - M(D(1)) | | |
| slti | I | Set Less Than Immediate | R[rd] = (R[rs1] < R[rs2]) : 1 : 0 R[rd] = (R[rs1] < R[rs1] : 0 | | amoadd.w,amoadd.d | K | ADD | | R[rd] = M[R[rs1]] M[R[rs1]] = M[R[| rs1]] + R[rs2] | 9) |
| sltiu | ī | Set < Immediate Unsigned | R[rd] = (R[rs1] < imm) ? 1 : 0 R[rd] = (R[rs1] < imm) ? 1 : 0 | | amoand.w,amoand.d | R | AND | | M[R[rs1]] = M[R[R[rd] = M[R[rs1]] M[R[rs1]] = M[R[| 111 0 00-01 | 9) |
| sltu | R | Set Less Than Unsigned | R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 | | amomax.w,amomax.d | R | MAXimum | | R[rd] = M[R[rs1]] | | 9) |
| sra | R | Shift Right Arithmetic | R[rd] = R[rs1] >> R[rs2] | | amomaxu.w,amomaxu.d | | MAXimum Unsign | | if(R[rs2]>M[R[rs1]R[rd] = M[R[rs1]]if(R[rs2]>M[R[rs1] |]]) M[R[rs1]] = R[rs | 2] |
| srai | I | Shift Right Arith Imm | R[rd] = R[rs1] >> imm | 2) | | | | ieu | if(R[rs2] > M[R[rs1]) |]]) M[R[rs1]] = R[rs | 2,9) |
| srl | R | Shift Right (Word) | R[rd] = R[rs1] >> R[rs2] | 2) | amomin.w,amomin.d | R | MINimum | | R[rd] = M[R[rs1]], if $(R[rs2] < M[R[rs1])$ | | 9) |
| srli | I | Shift Right Immediate | R[rd] = R[rs1] >> imm | 5) | amominu.w,amominu.d | R | MINimum Unsigne | ed | R[rd] = M[R[rs1]] | | 2.0) |
| sub, subw | R | SUBtract (Word) | R[rd] = R[rs1] - R[rs2] | 5) | amoor.w.amoor.d | R | | | if (R[rs2] < M[R[rs1] R[rd] = M[R[rs1]] M[R[rs1]] = M[R[|]]) M[R[rs1]] = R[rs | 2] |
| sw | S | Store Word | M[R[rs1]+imm](31:0) = R[rs2](31:0) | | | | | | M[R[rs1]] = M[R[| rs1]] R[rs2] | 9) |
| xor | R | XOR | R[rd] = R[rs1] ^ R[rs2] | | amoswap.w,amoswap.d | | SWAP | | R[rd] = M[R[rs1]] | M[R[rs1]] = R[rs2] | 2] 9) |
| xori | I | XOR Immediate | $R[rd] = R[rs1] \land imm$ | | amoxor.w,amoxor.d | R | XOR | | R[rd] = M[R[rs1]] $M[R[rs1]] = M[R[$ | rs1]] ^ R[rs2] | 9) |
| Notes: 1) | Operation | n assumes unsigned integers (in | | | lr.w,lr.d | R | Load Reserved | | R[rd] = M[R[rs1]] | | |
| 2) | The least | significant bit of the branch ad | dress in jalr is set to 0 | | sc.w,sc.d | R | Store | | reservation on M[I if reserved, M[R[r | t[rs1]] :1]] = R[rs2] | |
| 3) | (signed) L | oad instructions extend the sig | n bit of data to fill the 32-bit register | | 22.4,00.4 | K | Conditional | | R[rd] = 0; else $R[rd]$ | d] = 1 | |
| | | s the sign bit to fill in the leftmo with one operand signed and or | ost bits of the result during right shift | | | | | | | | |
| 5) 6) | The Single | e version does a single-precisio | ne unsignea on operation using the rightmost 32 bits | of a 64- | CORE INSTRUCTION | | | | | | |
| , | bit F regi. | ster | | • | 31 27 | 26 2 | | | 5 14 12 | 11 7 | 6 0 |
| 7) | | | nich properties are true (e.g., $-inf$, -0 , $+0$, | , +inf, | R funct7 | | rs2 | rs1 | funct3 | rd | Opcode |
| 8) | denorm, . | | can interpose itself between the read and | d the | | n[11:0] | | rs1 | funct3 | rd | Opcode |
| 0) | | emory operation; notning eise (he memory location | can imerpose useij vetween ine read and | a ine | S imm[11:5 | _ | rs2 | rsl | funct3 | imm[4:0] | opcode |
| The | | e field is sign-extended in RISC | C-V | | SB imm[12 10 | :5] | rs2 | rs1 | funct3 | imm[4:1 11] | opcode |
| | | - | | | U | | imm[31:12] | | | rd | opcode |
| | | | | | UJ | imm | 120 10:1 11 19: | :121 | | rd | opcode |

| | Tulict/ | 132 | 151 | Tuncts | Iu |
|-----|-----------|-----|-----|--------|--------|
| I | imm[11:0] | | rs1 | funct3 | rd |
| s | imm[11:5] | rs2 | rsl | funct3 | imm[4: |
| an. | | _ | | C 12 | |

| | runet, | 102 | 101 | Tunious | 14 | Opeouc | ı |
|----|--------------|-----------|-----|---------|-------------|--------|---|
| I | imm[11:0] | | rs1 | funct3 | rd | Opcode | l |
| S | imm[11:5] | rs2 | rsl | funct3 | imm[4:0] | opcode | l |
| SB | imm[12 10:5] | rs2 | rsl | funct3 | imm[4:1 11] | opcode | l |
| U | in | nm[31:12] | | | rd | opcode | l |
| UJ | imm[20 | 12] | | rd | opcode | l | |
| | | | | | | | |

I

I

3 DESCRIPTION iffR[rs1]==0) PC=PC+{imm,1b'0} iffR[rs1]==0) PC=PC+{imm,1b'0} iffR[rs1]==0) PC=PC+{imm,1b'0} F[rd] = {F[rs1] = 0} F[rd] = {F[rs1] = 0} PC = {imm,1b'0} PC = {[rs1] = 0} PC = {[rs1] = 0} R[rd] = address R[rd] = address R[rd] = R[rs1] R[rd] = -R[rs1] R[rd] = (R[rs1] = 0) R[rd] = (R[rs1] = 0) R[rd] = (R[rs1] = 0) USES MNEMONIC NAME NAME Branch = zero Branch ≠ zero Absolute Value FP Move FP negate Jump Jump register Load address Load imm Move Negate No operation Not Return Set = zero beqz bnez fabs.s,fabs.d fmv.s,fmv.d fneg.s,fneg.d beq bne fsgnx fsgnj fsgnjn jal jalr auipc addi j jr la li mv neg nop not ret addi sub addi xori jalr sltiu sltu Set = zero Set ≠ zero OPCODES IN VUMERICAL ORDER BY OPCODE MNEMONIC FMT OPCODE FUNCT3 FUNCT7 OR IMM HEXADECIMAL 1b I 0000011 000 03/0 1h I 0000011 001 03/1 1w I 0000011 010 03/2 FUNCT3 000 001 010 lbu lhu 0000011 0000011 100 101 03/4 03/5 fence fence.i addi 0001111 000 0F/0 000 001 000 001 010 0F/1 13/0 13/1/00 0001111 0010011 slli slti 0000000 0010011 13/2 13/3 sltiu 0010011 011 xori srli srai 0010011 100 13/4 13/5/00 13/5/20 13/6 13/7 17 0010011 0010011 0010011 0010011 0010111 101 101 110 111 ori andi auipo sb sh sw 0100011 000 23/0 S S 0100011 0100011 001 010 23/1 23/2 33/0/00 add R R R R R R R R R U 0110011 000 000 001 010 011 100 101 110 111 0000000 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 33/0/00 33/0/20 33/1/00 33/2/00 33/3/00 33/5/00 33/5/20 33/6/00 37/00 sub sll slt sltu srl sra or and lui 0110011 beq bne blt 1100011 63/0 63/1 63/4 63/5 63/6 63/7 67/0 6F 73/0/000 73/0/001 73/1 73/2 000 001 100 101 110 111 000 SB SB SB SB SB UJ 1100011 1100011 1100011 1100011 1100011 1100111 1101111 1110011 bge bltu bgeu jalr jal ecall ebreak CSRRW CSRRS CSRRC 000 000 001 010 011 101 110 000000000000 1110011 1110011 1110011 73/3 CSRRWI 1110011 73/5 CSRRSI 1110011 1110011 73/6 73/7

111

PSEUDO INSTRUCTIONS


CSRRCI

REGISTER NAME, USE, CALLING CONVENTION 4 REGISTER NAME SAVER N.A. Caller Callee The constant value 0 Thread pointe Caller Temporaries Saved register/Frame pointer Callee Caller Caller x9 x10-x11 x12-x1 Saved register Function arguments/Return values Caller Caller Caller Callee Caller Caller Caller Saved registers Temporaries FP Temporaries EP Saved regist s2-s11 ft0-ft7 fs0-fs1 fa0-fa1 fa2-fa7 fs2-fs11 ft8-ft11 f0-f7 f8-f9 f10-f11 f12-f17 f18-f27 f28-f31 FP Temporaries FP Saved registers FP Function arguments/Return values FP Function arguments FP Saved registers R[rd] = R[rs1] + R[rs2]

S Exponent Fraction

IEEE 754 FLOATING-POINT STANDARD
(-1)^{\$}× (1 + Fraction) × 2^(Exposent Bias)
where Half-Precision Bias = 15, Single-Precision Bias = 127,
Double-Precision Bias = 1023, Quad-Precision Bias = 16383
IEEE Half-, Single-, Double-, and Quad-Precision Formats:

| 15 | 14 | 10 9 | | 0 | | | |
|-----|-----|----------|------|-----|----------|---|---|
| S | | Exponent | | | Fraction | | |
| 31 | 30 | 23 | 22 | | 0 | | |
| S | | Exponent | | | Fraction | | |
| 63 | 62 | | 52 5 | 51 | | 0 | |
| S | | Exponen | t | | Fraction | | |
| 127 | 126 | | | 112 | 111 | _ | 0 |



SIZE PREFIXES AND SYMBOLS

| SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL |
|-------------------|---------|--------|-----------------|---------|--------|
| 1000¹ | Kilo- | K | 210 | Kibi- | Ki |
| 1000 ² | Mega- | M | 2 ²⁰ | Mebi- | Mi |
| 1000³ | Giga- | G | 230 | Gibi- | Gi |
| 10004 | Tera- | T | 2 ⁴⁰ | Tebi- | Ti |
| 10005 | Peta- | P | 250 | Pebi- | Pi |
| 1000 ⁶ | Exa- | E | 260 | Exbi- | Ei |
| 10007 | Zetta- | Z | 270 | Zebi- | Zi |
| 1000 ⁸ | Yotta- | Y | 2 ⁸⁰ | Yobi- | Yi |
| 10009 | Ronna- | R | 290 | Robi- | Ri |
| 1000 10 | Quecca- | Q | 2100 | Quebi- | Qi |
| 1000-1 | milli- | m | 1000-5 | femto- | f |
| 1000-2 | micro- | μ | 1000-6 | atto- | a |
| 1000-3 | nano- | n | 1000-7 | zepto- | z |
| 1000-4 | pico- | р | 1000-8 | yocto- | у |
| | | | 1000-9 | ronto- | r |
| | | | 1000-10 | quecto- | q |