硬體描述語言作業一

B023040018 傅正安

Structure-Level modeling

```
1   module half_adder(S,C,x,y);
2     output S,C;
3     input x,y;
4     xor(S,x,y);
5     and(C,x,y);
6   endmodule
7
8   module full_adder(S,C,x,y,z);
9     output S,C;
10    input x,y,z;
11    wire S1,C1,C2;
12    half_adder HA1 (S1,C1,x,y);
13    half_adder HA2 (S,C2,S1,z);
14    or(C,C2,C1);
15  endmodule
16
17  module adder_struct(sum,cout,a,b,cin);
18    output [7:0] sum;
19    output cout;
20    input [7:0] a,b;
21    input cin;
22    wire C1,C2,C3,C4,C5,C6,C7;
23    full_adder FA0(sum[0],C1,a[0],b[0],cin),
24    FA1(sum[1],C2,a[1],b[1],C1),
25    FA2(sum[2],C3,a[2],b[2],C2),
26    FA3(sum[3],C4,a[3],b[3],C3),
27    FA4(sum[4],C5,a[4],b[4],C4),
28    FA5(sum[5],C6,a[5],b[5],C5),
29    FA6(sum[6],C7,a[6],b[6],C6),
30    FA7(sum[7],cout,a[7],b[7],C7);
31  endmodule
32
```

產生的波形圖


Wave2 - Default
Msgs
/testbench/test_... 254
/testbench/test_... 0
/testbench/test_... 127
/testbench/test_... 127
/testbench/test_... 0
/testbench/test_... 1
/testbench/test_... 1
/testbench/test_... 1
/testbench/test_... 1
/testbench/test_... 1
/testbench/test_... 1
/testbench/test_... 1
254
165
108
154
119
127
36
9
13
101
127
129
99
141
18
Now
100 ns
4 ns
8 ns
12 ns
16 ns
20 ns
24 ns
28 ns
32 ns

加上 D-Flip-Flop

```
1   module adder_struct_dff(sum,carry,a,b,cin,clock);
2     output [7:0]sum;
3     output carry;
4     input [7:0] a;
5     input [7:0] b;
6     input cin;
7     input clock;
8     wire [7:0] sum_temp;
9     wire carry_temp;
10    adder_struct adder(sum_temp,carry_temp,a,b,cin);
11    D_FF dff0(sum[0],sum_temp[0],clock),
12      dff1(sum[1],sum_temp[1],clock),
13      dff2(sum[2],sum_temp[2],clock),
14      dff3(sum[3],sum_temp[3],clock),
15      dff4(sum[4],sum_temp[4],clock),
16      dff5(sum[5],sum_temp[5],clock),
17      dff6(sum[6],sum_temp[6],clock),
18      dff7(sum[7],sum_temp[7],clock),
19      dff8(carry,carry_temp,clock);
20  endmodule
21
```

把結果先存到 flip flop 裡面，等到 clock 為正時產生結果



Data flow

```
1   module adder_dataflow(sum,carry,a,b,cin);
2      input [7:0] a,b;
3      input cin;
4      output [7:0] sum;
5      output carry;
6      assign {carry,sum}=a+b+cin;
7   endmodule
8
9
```



配上 DFF

```
1   module adder_dataflow_dff(sum,carry,a,b,cin,clock);
2     output [7:0]sum;
3     output carry;
4     input [7:0] a;
5     input [7:0] b;
6     input cin;
7     input clock;
8     wire [7:0] sum_temp;
9     wire carry_temp;
10    adder_dataflow adder(sum_temp,carry_temp,a,b,cin);
11    D_FF dff0(sum[0],sum_temp[0],clock),
12      dff1(sum[1],sum_temp[1],clock),
13      dff2(sum[2],sum_temp[2],clock),
14      dff3(sum[3],sum_temp[3],clock),
15      dff4(sum[4],sum_temp[4],clock),
16      dff5(sum[5],sum_temp[5],clock),
17      dff6(sum[6],sum_temp[6],clock),
18      dff7(sum[7],sum_temp[7],clock),
19      dff8(carry,carry_temp,clock);
20  endmodule
21
22
```



Behavioral modeling

```
1   module adder_beh(sum,carry,a,b,cin);
2      input [7:0] a,b;
3      input cin;
4      output [7:0] sum; reg[7:0] sum;
5      output carry; reg carry;
6      always@(a,b,cin)
7      begin
8         {carry,sum}=a+b+cin;
9      end
10  endmodule
```



配上 DFF

```
1   module adder_beh_dff(sum,carry,a,b,cin,clock);
2     output [7:0] sum;
3     output carry;
4     input [7:0] a;
5     input [7:0] b;
6     input cin;
7     input clock;
8     wire [7:0] sum_temp;
9     wire carry_temp;
10    adder_beh adder(sum,carry,a,b,cin);
11    D_FF dff0(sum[0],sum_temp[0],clock),
12      dff1(sum[1],sum_temp[1],clock),
13      dff2(sum[2],sum_temp[2],clock),
14      dff3(sum[3],sum_temp[3],clock),
15      dff4(sum[4],sum_temp[4],clock),
16      dff5(sum[5],sum_temp[5],clock),
17      dff6(sum[6],sum_temp[6],clock),
18      dff7(sum[7],sum_temp[7],clock),
19      dff8(carry,carry_temp,clock);
20  endmodule
```



附上 Testbench

/home/B023040018/8bitadder_test.v (/testben

Ln#

```
1   module testbench;
2
3     reg [7:0] a;
4     reg [7:0] b;
5     reg cin;
6
7     wire [7:0] behave_sum;
8     wire [7:0] dataflow_sum;
9     wire [7:0] struct_sum;
10    wire behave_carry;
11    wire dataflow_carry;
12    wire struct_carry;
13
14    adder_beh test_behave (
15      .sum(behave_sum),
16      .carry(behave_carry),
17      .a(a),
18      .b(b),
19      .cin(cin)
20    );
21    adder_dataflow test_dataflow(
22      .sum(dataflow_sum),
23      .carry(dataflow_carry),
24      .a(a),
25      .b(b),
26      .cin(cin)
27    );
28
29    adder_struct test_struct(
30      .sum(struct_sum),
31      .cout(struct_carry),
32      .a(a),
33      .b(b),
34      .cin(cin)
35    );
36
37
38    initial begin
39      a = 8'b01111111;
40      b = 8'b01111111;
41      cin = 0;
42      #5
43      a = $random;
44      b = $random;
45      cin = 0;
46      #5
47      a = $random;
48      b = $random;
49      cin = 0;
50      #5
51      a = $random;
```

DFF 的 testbench

```
module testbench_dff;

  reg [7:0] a;
  reg [7:0] b;
  reg cin;
  reg clock;

  wire [7:0] dataflow_sum;
  wire [7:0] beh_sum;
  wire [7:0] struct_sum;
  wire dataflow_carry;
  wire beh_carry;
  wire struct_carry;
always
  begin
  clock = 0; #5;
  clock = 1; #5;
  end

adder_dataflow_dff test_dataflow_dff(
  .sum(dataflow_sum),
  .carry(dataflow_carry),
  .a(a),
  .b(b),
  .cin(cin),
  .clock(clock)
);
adder_struct_dff test_struct_dff(
  .sum(struct_sum),
  .carry(struct_carry),
  .a(a),
  .b(b),
  .cin(cin),
  .clock(clock)
);
adder_beh_dff test_beh_dff(
  .sum(beh_sum),
  .carry(beh_carry),
  .a(a),
  .b(b),
  .cin(cin),
  .clock(clock)
);



initial begin
    a = 8'b01111111;
     b = 8'b01111111;
    cin = 0;
    #5
```