

Homework 3 – Pipelined THUMB CPU

Due Nov. 15, 2016

The course ftp side has RTL codes of a pipelined microprocessor that can execute 16-bit THUMB instructions. The following lists the THUMB instruction encoding.

Instruction classes (indexed by *op*)

LSL | LSR
ASR
ADD | SUB
ADD | SUB
MOV | CMP
ADD | SUB
AND | EOR | LSL | LSR
ASR | ADC | SBC | ROR
TST | NEG | CMP | CMN
ORR | MUL | BIC | MVN
CPY Ld, Lm
ADD | MOV Ld, Hm
ADD | MOV Hd, Lm
ADD | MOV Hd, Hm
CMP
CMP
CMP
BX | BLX
LDR Ld, [pc, #immed*4]
STR | STRH | STRB | LDRSB *pre*
LDR | LDRH | LDRB | LDRSH *pre*
STR | LDR Ld, [Ln, #immed*4]
STRB | LDRB Ld, [Ln, #immed]
STRH | LDRH Ld, [Ln, #immed*2]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0	0	0	0	0	<i>op</i>	<i>immed5</i>			<i>Lm</i>		<i>Ld</i>			
0	0	0	0	1	0	<i>immed5</i>			<i>Lm</i>		<i>Ld</i>			
0	0	0	0	1	1	0	<i>op</i>	<i>Lm</i>		<i>Ln</i>	<i>Ld</i>			
0	0	0	0	1	1	1	<i>op</i>	<i>immed3</i>		<i>Ln</i>	<i>Ld</i>			
0	0	1	0	0	<i>op</i>	<i>Ld/Ln</i>		<i>immed8</i>						
0	0	1	1	0	<i>op</i>	<i>Ld</i>		<i>immed8</i>						
0	1	0	0	0	0	0	0	0	<i>op</i>	<i>Lm/Ls</i>	<i>Ld</i>			
0	1	0	0	0	0	0	0	1	<i>op</i>	<i>Lm/Ls</i>	<i>Ld</i>			
0	1	0	0	0	0	0	1	0	<i>op</i>	<i>Lm</i>	<i>Ld/Ln</i>			
0	1	0	0	0	0	0	1	1	<i>op</i>	<i>Lm</i>	<i>Ld</i>			
0	1	0	0	0	0	1	1	0	0	0	<i>Lm</i>	<i>Ld</i>		
0	1	0	0	0	0	1	<i>op</i>	0	0	1	<i>Hm & 7</i>	<i>Ld</i>		
0	1	0	0	0	0	1	<i>op</i>	0	1	0	<i>Lm</i>	<i>Hd & 7</i>		
0	1	0	0	0	0	1	<i>op</i>	0	1	1	<i>Hm & 7</i>	<i>Hd & 7</i>		
0	1	0	0	0	0	1	0	1	0	1	<i>Hm & 7</i>	<i>Ln</i>		
0	1	0	0	0	0	1	0	1	1	0	<i>Lm</i>	<i>Hn & 7</i>		
0	1	0	0	0	0	1	0	1	1	1	<i>Hm & 7</i>	<i>Hn & 7</i>		
0	1	0	0	0	0	1	1	1	<i>op</i>	<i>Rm</i>		0	0	0
0	1	0	0	1	0	<i>Ld</i>		<i>immed8</i>						
0	1	0	1	0	0	<i>op</i>	<i>Lm</i>		<i>Ln</i>		<i>Ld</i>			
0	1	0	1	1	0	<i>op</i>	<i>Lm</i>		<i>Ln</i>		<i>Ld</i>			
0	1	1	1	0	<i>op</i>	<i>immed5</i>				<i>Ln</i>	<i>Ld</i>			
0	1	1	1	0	<i>op</i>	<i>immed5</i>				<i>Ln</i>	<i>Ld</i>			
1	0	0	0	0	<i>op</i>	<i>immed5</i>				<i>Ln</i>	<i>Ld</i>			

Instruction classes (indexed by *op*)

STR | LDR Ld, [sp, #immed*4]
ADD Ld, pc, #immed*4 |
ADD Ld, sp, #immed*4
ADD sp, #immed*4 | SUB sp, #immed*4
SXTB | SXTB | UXTH | UXTH
REV | REV16 | | REVSH
PUSH | POP
SETEND LE | SETEND BE
CPSIE | CPSID
BKPT *immed8*
STMIA | LDMIA Ln!, {register-list}
B<cond> instruction_address+4+offset*2
Undefined and expected to remain so
SWI *immed8*
B instruction_address+4+offset*2
BLX ((instruction+4+(poff<<12)+offset*4) & ~ 3)
This must be preceded by a branch prefix instruction.
This is the branch prefix instruction. It must be followed by a relative BL or BLX instruction.
BL instruction+4+ (poff<<12)+offset*2 This must be preceded by a branch prefix instruction.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1	0	0	1	<i>op</i>	<i>Ld</i>			<i>immed8</i>							
1	0	1	0	<i>op</i>	<i>Ld</i>			<i>immed8</i>							
1	0	1	1	0	0	0	0	<i>op</i>	<i>immed7</i>						
1	0	1	1	0	0	1	0	<i>op</i>		<i>Lm</i>			<i>Ld</i>		
1	0	1	1	1	0	1	0	<i>op</i>		<i>Lm</i>			<i>Ld</i>		
1	0	1	1	<i>op</i>	1	0	<i>R</i>	<i>register_list</i>							
1	0	1	1	0	1	1	0	0	1	0	1	<i>op</i>	0	0	0
1	0	1	1	0	1	1	0	0	1	1	<i>op</i>	0	<i>a</i>	<i>i</i>	<i>f</i>
1	0	1	1	1	1	1	0	<i>immed8</i>							
1	1	0	0	<i>op</i>	<i>Ln</i>			<i>register_list</i>							
1	1	0	1	<i>cond</i> < 1110			signed 8-bit offset								
1	1	0	1	1	1	1	0	<i>x</i>							
1	1	0	1	1	1	1	1	<i>immed8</i>							
1	1	1	0	0	signed 11-bit <i>offset</i>										
1	1	1	0	1	unsigned 10-bit <i>offset</i>										
1	1	1	1	0	signed 11-bit prefix offset <i>poff</i>										
1	1	1	1	1	unsigned 11-bit <i>offset</i>										

- Trace the given Verilog RTL codes of the 16-bit pipelined THUMB processor, and use the given test bench `tb_thumb.v` to verify the RTL code. Make necessary modifications for the codes to make them functional in both RTL and gate-level.

2. Explain the function of the testbench in the file tb_thumb.v.

References:

1. S. Lee, *Advanced Digital Logic Design Using Verilog, State Machines, and Synthesis for FPGAs*, Nelson, 2006. (Chap. 9: Verilog code of the pipelined 16-bit THUMB CPU; Appendix A: THUMB instructions)