# Technische Universität München Lehrstuhl für Rechnertechnik und Rechnerorganisation


Carsten Trinitis

## Course IN2075: Microprocessors Winter Course 15/16

#### **Exercise 3: Cache Coherency**

In these exercises, we will be covering cache coherency, specifically the MESI protocol.

On the right, a system with four processors and shared memory is illustrated.
Each processor P0, P1, P2 and P3 has a local cache C0, C1, C2 and C3, respectively.



#### **Exercise 3.1: Memory Overhead**

Given a cache line size of 64 bytes and a cache size of 30MB per processor, how much additional memory is needed to support the MESI protocol?

$$\frac{30 MB}{64B} = 491.520 \text{ lines} = 91.520 \cdot 2 \text{ lits} = 122.880 Bytes = 120.6B$$

#### **Exercise 3.2: Valid State Combinations**

Sketch all valid state combinations for a single cache line in two caches, i.e. if it is e.g. marked as modified (M) in one cache, which states are valid in the other cache?

$$-M: 1$$
  $-E: 1$   $-1: M_1E_1S$ 

### **Exercise 3.3: Sequence of Operations and States**

The table below successively lists operations by different processors on a single data item. Initially, the corresponding cache line is marked invalid (1) at each cache.

Complete the table by filling in the respective states at the individual processor caches, explain why the operation resulted in the respective change and what signals are set due to snooping.

Step	Operation (Processor)	C0	C1	C2	C3	Comments
0		I	I	I	I	
1	Read (P0)	E	1	1	1	PO: Bus Rd
2	write (PO)	M	1	1	1	
3	read (P1)	5	S		1	P1: Bushd PO: Elush
4	write (P2)	1	1	M	1	P2: Bus Roll
5	read (P2)			M	1	
6	Read (P3)	1	1	5	5	P3: Bus Rd P2: Elush
7	write (P0)	M	1	1		PO: Bus RolX
8	write (P1)	1	M		1	P1: Buy RdX
9	read (P0)	5	8	1	1	PO: Bus Rd P7: Elush