The University of Southern California EE577A Project Phase I Report

Huayu Fu

USC ID:4745-1598-48

Bowen Zhu

USC ID: 8364-5072-18

Brandon Butler

USC ID: 1002-6459-08

Contents

I. I	READ ME	5
II.	Top-Level CPU	į
III.	IF/ID Stage Scheamtics	(
a.	RF	ϵ
i	i. 16-bit Register	7
i	ii. Inverter (INV3)	-
i	iii. Mux 2to1 16-bit	8
i	iv. 3-to-8 Decoder	(
IV.	EX Stage	1:
a.	ALU	11
i	i. AND/OR 16-bit	12
i	ii. MUL	13
i	iii. ADD	15
i	iv. SHIFT	16
V. I	MEM Stage	18
VI.	WB Stage	26
VII.	Python/Vector Files	27
a.	Generation.py	27
b.	Ins.vec	30
c.	Cmd.txt	32

List of Figures

Figure 1. Top-Level CPU Schematic	5
Figure 2. RF Symbol	6
Figure 3. RF Schematic	6
Figure 4. 16-Bit Register Symbol	7
Figure 5. 16-Bit Register Schematic (1-bit shown)	7
Figure 6. Inverter (INV3) Symbol	7
Figure 7. Inverter (INV3) Schematic	7
Figure 8,9. Mux 2to1 16-Bit Symbol and Schematic	8
Figure 10. Mux 2to1 Schematic	8
Figure 11. Transmission Gate Schematic	9
Figure 12. 3-to-8 Decoder Symbol	9
Figure 13. 3-to-8 Decoder Schematic	9
Figure 14. NAND3 Schematic	10
Figure 15. AND2 Schematic	10
Figure 16. ALU Symbol	11
Figure 17. ALU Schematic	11
Figure 18. AND/OR 16-bit Symbol	12
Figure 19. AND/OR 16-bit Schematic (1 bit shown)	12
Figure 20. Multiplier Symbol	13
Figure 21. Multiplier Schematic (Pipelined)	13
Figure 22. DFF Symbol	13
Figure 23. DFF Schematic	14
Figure 24. Standard Full Adder Symbol	14
Figure 25. Standard Full Adder Schematic	14
Figure 26. ADD Symbol	15
Figure 27. ADD Schematic	15
Figure 28. SFL/SFR Symbol	16
Figure 29. SFL/SFR Schematic	16
Figure 30. 4-to-16 Decoder Symbol	17
Figure 31. 4-to-16 Decoder Schematic	17
Figure 32. SRAM 512-Bit Symbol	18
Figure 33. SRAM 512-Bit Schematic	18
Figure 34. SRAM Bank Symbol	19
Figure 35. SRAM Bank Schematic	19
Figure 36. Zoom-In Upper-Left-Hand-Corner of SRAM Bank	20
Figure 37. Precharge Schematic	20
Figure 38. Single SRAM Cell Schematic	21
Figure 39. Sense Amp 16-bit Symbol	21
Figure 40. Sense Amp 16-bit (1 bit shown)	22
Figure 41. Sense Amp 1-bit Schematic	22
Figure 42. Read Mux Schematic	23
Figure 43. Zoom-In of Read Mux Schematic	23
Figure 44. Write Mux Schematic	23
Figure 45. Zoom-In of Write Mux Schematic	24
Figure 46. Write Path 16-bit Symbol	24

Figure 47.	Write Path 16-bit Schematic (showing 1-bit)	24
Figure 48.	Write Path 1-bit Schematic	25
Figure 49.	Write-Back Circuitry	26

I. READ ME

The RF is designed with simple latch(a pass transistor and two inverters). It is able to perform write and read in the same register address within signal clock cycle.

ALU is designed to save OP code bit address, to be power efficient by using decoder to select functions, to save area by combining the functions. ADD and MIN are combined into one block with inverters to invert input B to perform ADD and MIN. The shift register can be reversely connected to switch between SFL/SFR. The Multiplier is pipelined. OR/AND functio is also combined and use transmission gate to save space and increase speed.

MEM stage contains the same design as lab2 and modified control signal, to precharge during the first half clock cycle and read or write during the second half clock cycle.

And the WB stage only contains a 2 to 1 16bit mux which is built from pass transistors.

II. Top-Level CPU




Figure 1. Top-Level CPU Schematic

III. IF/ID Stage Scheamtics

a. RF



Figure 2. RF Symbol




Figure 3. RF Schematic

i. 16-bit Register




Figure 4. 16-Bit Register Symbol




Figure 5. 16-Bit Register Schematic (1-bit shown)

ii. Inverter (INV3)





Figure 6. Inverter (INV3) Symbol



iii. Mux 2to1 16-bit




Figure 8,9. Mux 2to1 16-Bit Symbol and Schematic




Figure 9. Mux 2to1 Schematic




Figure 10. Transmission Gate Schematic

iv. 3-to-8 Decoder




Figure 11. 3-to-8 Decoder Symbol




Figure 12. 3-to-8 Decoder Schematic




Figure 13. NAND3 Schematic




Figure 14. AND2 Schematic

IV. EX Stage

a. ALU



Figure 15. ALU Symbol




Figure 16. ALU Schematic

i. AND/OR 16-bit




Figure 17. AND/OR 16-bit Symbol




Figure 18. AND/OR 16-bit Schematic (1 bit shown)

ii. MUL




Figure 19. Multiplier Symbol




Figure 20. Multiplier Schematic (Pipelined)



Figure 21. DFF Symbol




Figure 22. DFF Schematic



Figure 23. Standard Full Adder Symbol




Figure 24. Standard Full Adder Schematic

iii. ADD



Figure 25. ADD Symbol




Figure 26. ADD Schematic

iv. SHIFT




Figure 27. SFL/SFR Symbol




Figure 28. SFL/SFR Schematic




Figure 29. 4-to-16 Decoder Symbol




Figure 30. 4-to-16 Decoder Schematic

V. MEM Stage



Figure 31. SRAM 512-Bit Symbol




Figure 32. SRAM 512-Bit Schematic

4-to-16 Decoder used in SRAM schematic. See Figures 30 and 31 for Decoder symbol/schematic.




Figure 33. SRAM Bank Symbol




Figure 34. SRAM Bank Schematic




Figure 35. Zoom-In Upper-Left-Hand-Corner of SRAM Bank





Figure 36. Precharge Schematic






Figure 38. Sense Amp 16-bit Symbol




Figure 39. Sense Amp 16-bit (1 bit shown)




Figure 40. Sense Amp 1-bit Schematic




Figure 41. Read Mux Schematic




Figure 42. Zoom-In of Read Mux Schematic




Figure 43. Write Mux Schematic




Figure 44. Zoom-In of Write Mux Schematic



Figure 45. Write Path 16-bit Symbol




Figure 46. Write Path 16-bit Schematic (showing 1-bit)




Figure 47. Write Path 1-bit Schematic

See Figures 22 and 23 for D Flip Flop used to register outputs of SRAM.

VI. WB Stage




Figure 48. Write-Back Circuitry

Write-Back Circuitry used to write results back into directed 16-bit register in RF stage.

VII. Python/Vector Files

a. Generation.py

```
def writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, Load1):
   imm4=imm/pow(16,3)
   imm3=(imm%pow(16,3))/pow(16,2)
imm2=(imm%pow(16,2))/(16)
imm1=(imm%(16))
   Mem_add2=(Mem_add%pow(16, 2))/(16)
   Mem_add1=Mem_add%16
   clock=0
   nclock=1
   #print imm4, imm3, imm2, imm1
   i += 0.5
   clock=1
   nclock=0
   def main():
   op=[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]
i=0.0
mem=[0]*512
   reg=[0]*8
   period=10
   for line in cmd:
Op=0#Op code
       Sa=O#register A
       Sb=0#register B
       Sd=0#destination register
       Sel=0#select imm or register A
      Load_sel=0#select load imm or MEM
      imm=0#immediate
Mem_add=0#memory address
      RF_Wen=0#RF write enable
Mem_Wen=0#MEM write enable
      Mem_Ren=0#MEM read enable
       ADDOSUB1=0
      ANDOOR1=0
       SFROSFL1=0
      LoadI=0
      line=line.split()
if (len(line)==0):
       if (line[0] == 'STOREI'):
          Mem_Wen=1
          if (line[1]=='2'):
                                                                                                   Ln: 105 Col
```

```
if (int (line[1][:1], 16)%2==0)
              Mem_add=int(line[2][:2], 16)
              imm=int(line[3][1:],16)
              mem [Mem_add] = imm
              writeVEC (i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROS:
              i+=1
              Mem_add+=1
              imm=int(line[4][1:],16)
              mem[Mem_add]=imm
              print "Error001: Command is not aligned properly."
              continue
    elif (line[1]==' 4')
         if (int (line[1][:1], 16)%4==0)
              Mem_add=int(line[2][:2],16)
              imm=int(line[3][1:],16)
              mem [Mem_add] = imm
              writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROS
              i+=1
              Mem_add+=1
              imm=int(line[4][1:],16)
              mem [Mem_add]=imm
writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROS
              Mem_add+=1
              imm=int(line[5][1:],16)
              mem[Mem_add]=imm
              writeVEC (i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROS:
              i += 1
              Mem_add+=1
              imm=int(line[6][1:],16)
              mem[Mem_add]=imm
              print "Error001: Command is not aligned properly."
              continue
     else:
         Mem_add=int(line[1][:2], 16)
         imm=int(line[2][1:],16)
mem[Mem_add]=imm
elif(line[0]=='STORE'):
     Sel=0
     Mem_Wen=1
     Mem_add=int(line[1][:2],16)
     Sb=int(line[2][1:],16)
mem[Mem_add]=reg[Sb]
elif(line[0]=='LOADI'):
    Load_sel=1
     Sel=1
    RF_Wen=1
     imm=int(line[2][1:],16)
     Sd=int(line[1][1:], 16)
     reg[Sd]=imm
elif (line[0]=='LOAD'):
    LoadI=1
     Load_sel=1
     Mem_Ren=1
     RF_Wen=1
    Mem_add=int(line[2][:2],16)
Sd=int(line[1][1:],16)
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     reg[Sd]=mem[Mem_add]
elif (line[0]=='AND'):
    Op=0
    RF_Wen=1
Sel=0
     Sd=int(line[1][1:], 16)
     Sa=int(line[2][1:], 16)
Sb=int(line[3][1:],16)
reg[Sd]=reg[Sa] & reg[Sb]
elif(line[0]=='ANDI'):
    Op=0
RF_Wen=1
Sel=1
    Sd=int(line[1][1:], 16)
Sa=int(line[2][1:], 16)
     imm=int(line[3][1:],16)
```

```
reg[Sd]=reg[Sa] & imm
elif (line [0] == 'OR'):
     0p=0
     RF_Wen=1
ANDOOR1=1
     Sel=0
     Sd=int(line[1][1:], 16)
     Sa=int (line[2][1:], 16)
Sb=int (line[3][1:], 16)
reg[Sd]=reg[Sa] | reg[Sb]
elif(line[0]=='ORI'):
     0p=0
     RF_Wen=1
ANDOOR1=1
     Sel=1
     Sd=int(line[1][1:], 16)
     Sa=int(line[2][1:], 16)
     imm=int(line[3][1:],16)
     reg[Sd]=reg[Sa] | imm
elif(line[0]=='NOP'):
     0p=0
elif(line[0]=='ADD'):
     Op=2
RF_Wen=1
     Sel=0
     Sd=int(line[1][1:],16)
     Sa=int (line[2][1:], 16)
Sb=int (line[3][1:], 16)
reg[Sd]=reg[Sa] + reg[Sb]
elif(line[0]=='ADDI'):
     Op=2
    RF_Wen=1
Sel=1
     Sd=int(line[1][1:], 16)
     Sa=int(line[2][1:], 16)
     imm=int(line[3][1:],16)
     reg[Sd]=reg[Sa] + imm
elif (line[0]=='MUL'):
     Op=1
RF_Wen=1
Sel=0
     Sd=int (line[1][1:], 16)
Sa=int (line[2][1:], 16)
     Sb=int (line[3][1:], 16)
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i += 1
     reg[Sd]=reg[Sa] * reg[Sb]
elif (line[0]=='MULI'):
     Op=1
     RF_Wen=1
     Sel=1
     Sd=int(line[1][1:], 16)
Sa=int(line[2][1:], 16)
     imm=int(line[3][1:],16)
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i+=1
     writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
     i += 1
reg[Sd]=reg[Sa] * imm
elif(line[0]=='MIN'):
     0p=2
     ADDOSUB1=1
     RF_Wen=1
```

Ln: 105 (

```
erroceboli, porroa, oac, op, sa, so, sa, sor, boad_sor, imm, mem_aqa, c, mem_mem, mem_nem, nom, imposobr, impoverr, srecorbr, boadir,
            i+=1
            writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
            i+=1
            writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, O, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
            i+=1
            writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load sel, imm, Mem add, O, Mem Wen, Mem Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
            i+=1
        reg[Sd]=reg[Sa] * imm
elif(line[0]=='MIN'):
            0p = 2
            ADDOSUB1=1
            RF_Wen=1
            Sel=0
            Sd=int(line[1][1:], 16)
             Sa=int (line[2][1:], 16)
            Sb=int(line[3][1:], 16)
        reg[Sd]=reg[Sa] - reg[Sb]
elif(line[0]=='MINI'):
            0p=2
            ADDOSUB1=1
            RF_Wen=1
Sel=1
            Sd=int(line[1][1:],16)
            Sa=int(line[2][1:], 16)
            imm=int(line[3][1:],16)
        reg[Sd]=reg[Sa] - imm
elif(line[0]=='SFL'):
            Op=3
             Sel=1
             SFROSFL1=1
            Sd=int(line[1][1:],16)
Sa=int(line[2][1:],16)
        imm=int(line[3][1:],16)
reg[Sd]=reg[Sa] << imm
elif(line[0]=='SFR'):</pre>
            Op=3
            Sel=1
            Sd=int(line[1][1:],16)
            Sa=int(line[2][1:],16)
imm=int(line[3][1:],16)
            reg[Sd]=reg[Sa] >> imm
        else:
        writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
        i += 1
        print reg
   Op=0#Op code
   Sa=O#register A
   Sb=0#register B
   Sd=0#destination register
   Sel=O#select imm or register A
   Load_sel=0#select load imm or MEM
   imm=0#immediate
   Mem add=0#memory address
   RF Wen=0#RF write enable
   Mem_Wen=0#MEM write enable
   Mem_Ren=0#MEM read enable
   ADDOSUB1=0
   ANDOOR1=0
   SFROSFL1=0
   LoadI=0
   #Add 5 NOP
   writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
   writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
   i += 1
   writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
   i+=1
   writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
   i+=1
   writeVEC(i, period, out, Op, Sa, Sb, Sd, Sel, Load_sel, imm, Mem_add, RF_Wen, Mem_Wen, Mem_Ren, ADDOSUB1, ANDOOR1, SFROSFL1, LoadI)
   i+=1
   cmd. close()
f __name__ == "__main__": main()
```

b. Ins.vec

radix			3 i			1 i		4	4		1 i		1		1	1 i	1	1 i	1	1 i	1				
io	i OP<[3:	1			i Sheli	2:0]>	i Sd<[2	i	i T CEI	i		i 15.121	i TMM / [11.01	i IMM<[i IMM<[3		MEM W		i MEM_WA<[3:0]>	DE NE	MIDTTE EN	READ EN clk	1
	0.01	01>	Sa<[2	:0]>	SD<[2	2:0]>	Sacts	:0]>	1_SEL	LUAD	Tubale	15:12]>	Thank	11:0]>	Thirte	7:4]>	Tuber[2	2:01>	PEPI_W	4<4>	MEM_MAK[3:0]>	KF_WC	MKT1E_EM	KEAD_EN CIK	~c]
vih	1.8																								
	ns																								
0.0	0	0	0	0	1	0	0	0	1	f	0	b	0	1	0	0	1	0	0	0	0				
5.0	0	0	0	0	1	0	0	0	1	f	0	b	0	1	0	1	0	0	0	0	0				
10.0	0	0	0	0	1	0	0	0	0	f	1	0	0	1	0	0	1	0	0	0	0				
15.0	0	0	0	0	1	0	0	0	0	f	1	0	0	1	0	1	0	0	0	0	0				
20.0	0	0	0	0	1	0	0	0	f	e	1	1	0	1	0	0	1	0	0	0	0				
25.0	0	0	0	0	1	0	0	0	f	e	1	1	0	1	0	1	0	0	0	0	0				
30.0	0	0	0	1	1	1	0	0	0	2	0	0	1	0	0	0	1	0	0	0	0				
35.0	0	0	0	1	1	1	0	0	0	2	0	0	1	0	0	1	0	0	0	0	0				
40.0	0	0	0	2	0	1	0	0	0	0	0	b	0	0	1	0	1	0	0	0	1				
45.0	0	0	0	2	0	1	0	0	0	0	0	b	0	0	1	1	0	0	0	0	1				
50.0	0	0	0	2	0	1	0	0	0	0	0	b	1	0	1	0	1	0	0	0	1				
55.0	0	0	0	2	0	1	0	0	0	0	0	Ь	1	0	1	1	0	0	0	0	1				
60.0	0	0	0	3	0	1	0	0	0	0	1	0	0	0	1	0	1	0	0	0	1				
65.0	0	0	0	3	0	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	1				
70.0	0	0	0	3	9	1	0	0	0	0	1	0	1	0	1	0	1	0	0	0	1				
75.0 80.0	0	0	0	4	0	1	0	0	0	0	1	1	0	0	1	9	0	0	0	0	1				
85.0	0	0	0	4	0	1	0	0	0	0	1	1	0	0	1	1	0	0	0	0	1				
90.0	0	0	0	4	0	1	0	0	0	0	1	1	1	0	1	0	1	0	0	0	1				
95.0		0	0	4	0	1	0	0	0	0	1	1	1	0	1	1	0	0	0	0	1				
100.0		1	2	5	0	0	0	0	0	0	0	0	ø	0	0	0	1	0	0	0	0				
105.0		1	2	5	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0				
110.0		1	2	5	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0				
t1-huavuf	u@aludra.u	sc.edu - Wi	inSCP	5	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0				
120.0		1	2	5	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0				
125.0	1	1	2	5	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0				
130.0		1	2	5	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0				
135.0		1	2	5	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0				
140.0		1	2	5	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0				
145.0		1	2	5	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0				
150.0		1	2	5	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0				
155.0		1	2	5	0	0	0	0	0	0	0	0	1	0	9	0	0	0	0	0	0				
165.0		3	4	6	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0	0				
170.0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	ø	1	0	0	0	0				
175.0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0				
180.0		0	5	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0				
185.0		0	5	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0				
190.0		0	6	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0	0	0				
195.0	0	0	6	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0	0	0				
200.0	3	3	0	5	1	0	0	0	0	2	0	0	0	0	0	0	1	0	0	1	0				
205.0	3	3	0	5	1	0	0	0	0	2	0	0	0	0	0	1	0	0	0	1	0				
210.0		2	4	6	0	0	0	0	0	0	0	0	1	0	0	0	1	0	1	0	0				
215.0		2	4	6	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	0	0				
220.0		5	3	7	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0				
225.0		5	3	7	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0				
230.0		0	5	0	0	0	0	0	0	0	0	2	0	1	0	0	1	0	0	0	0				
235.0		0	5	0	0	0	0	0	0	0	0	2	0	1	0	1	0	0	0	0	0				
240.0		0	6	0	0	0	0	0	0	0	0	3	0	1	0	1	0	0	0	0	0				
		0	0	0	0	0	0		0	v		,	0		0		0	0	U	U					
<																									>

c. Cmd.txt

```
STOREI OBH #001f
STOREI 2 10H #000F #00FE
LOADI $1 #0002
LOAD $2 OBH
LOAD $3 10H
LOAD $4 11H
MUL $5 $1 $2
ADD $6 $3 $4
NOP
STORE OOH $5
STORE 01H $6
SFL $5 $3 #0002
OR $6 $2 $4
AND $7 $5 $3
STORE 02H $5
STORE 03H $6
STORE 04H $7
LOAD $0 OOH
LOAD $0 01H
LOAD $0 02H
LOAD $0 03H
LOAD $0 04H
```

d. golden result

```
[0, 0, 0, 0, 0, 0, 0, 0]
[0, 0, 0, 0, 0, 0, 0, 0]
[0, 2, 0, 0, 0, 0, 0, 0, 0]
[0, 2, 31, 0, 0, 0, 0, 0]
[0, 2, 31, 15, 0, 0, 0, 0]
[0, 2, 31, 15, 254, 0, 0, 0]
[0, 2, 31, 15, 254, 62, 269, 0]
[0, 2, 31, 15, 254, 62, 269, 0]
[0, 2, 31, 15, 254, 62, 269, 0]
[0, 2, 31, 15, 254, 62, 269, 0]
[0, 2, 31, 15, 254, 62, 269, 0]
[0, 2, 31, 15, 254, 62, 269, 0]
[0, 2, 31, 15, 254, 60, 269, 0]
[0, 2, 31, 15, 254, 60, 269, 0]
[0, 2, 31, 15, 254, 60, 255, 12]
[0, 2, 31, 15, 254, 60, 255, 12]
[0, 2, 31, 15, 254, 60, 255, 12]
[0, 2, 31, 15, 254, 60, 255, 12]
[0, 2, 31, 15, 254, 60, 255, 12]
[0, 2, 31, 15, 254, 60, 255, 12]
[62, 2, 31, 15, 254, 60, 255, 12]
[62, 2, 31, 15, 254, 60, 255, 12]
[62, 2, 31, 15, 254, 60, 255, 12]
[269, 2, 31, 15, 254, 60, 255, 12]
[265, 2, 31, 15, 254, 60, 255, 12]
[255, 2, 31, 15, 254, 60, 255, 12]
[255, 2, 31, 15, 254, 60, 255, 12]
```

e. simulation result

