



# FUJITSU- MONAKA®

PMU Events

---

Copyright© 2024 Fujitsu Limited, 4-1-1 Kamikodanaka, Nakahara-ku, Kawasaki, 211-8588, Japan. All rights reserved.

This product and related documentation are protected by copyright and distributed under licenses restricting their use, copying, distribution, and decompilation. No part of this product or related documentation may be reproduced in any form by any means without prior written authorization of Fujitsu Limited and its licensors, if any.

The product(s) described in this book may be protected by one or more U.S. patents, foreign patents, or pending applications.

## TRADEMARKS

Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Fujitsu and the Fujitsu logo are trademarks of Fujitsu Limited.

This publication is provided “as is” without warranty of any kind, either express or implied, including, but not limited to, the implied warranties of merchantability, fitness for a particular purpose, or noninfringement.

This publication could include technical inaccuracies or typographical errors. Changes are periodically added to the information herein; these changes will be incorporated in new editions of the publication. Fujitsu Limited may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time.

---

# Revision History

---

Change Date	Edition	Description of Change
10/31/2024	1.0	First-Release

# Introduction

---

The FUJITSU-MONAKA processor (called MONAKA, below) is a super scalar processor of the out-of-order execution type. The MONAKA is designed to realize a carbon-neutral society by reducing energy consumption by more than 40% in next-generation data centers and complies with the ARMv9-A architecture profile and the Scalable Vector Extension (SVE2) for ARMv9-A. MONAKA consists of 4 core dies, 4 SRAM dies and 1 IO die per socket. Each core die contains 36 processor cores, each SRAM die contains 34 cache banks, each IO die contains a DDR5 memory controller and a PCI-Express Gen6/CXL3.0 root complex. The core die and the SRAM die constitute four pairs each and are connected by 3D mounting.

# Events

---

## ARMv9 Common Events

### **0x0000, SW\_INCR**

This event counts on writes to the PMSWINC register.

### **0x0001, L1I\_CACHE\_REFILL**

This event counts operations that cause a refill of the L1I cache.  
See L1I\_CACHE\_REFILL of ARMv9 Reference Manual for more information.

### **0x0002, L1I\_TLB\_REFILL**

This event counts operations that cause a TLB refill of the L1I TLB.  
See L1I\_TLB\_REFILL of ARMv9 Reference Manual for more information.

### **0x0003, L1D\_CACHE\_REFILL**

This event counts operations that cause a refill of the L1D cache.  
See L1D\_CACHE\_REFILL of ARMv9 Reference Manual for more information.

### **0x0004, L1D\_CACHE**

This event counts operations that cause a cache access to the L1D cache.  
See L1D\_CACHE of ARMv9 Reference Manual for more information.

### **0x0005, L1D\_TLB\_REFILL**

This event counts operations that cause a TLB refill of the L1D TLB.  
See L1D\_TLB\_REFILL of ARMv9 Reference Manual for more information.

### **0x0008, INST\_RETIRE**

This event counts every architecturally executed instruction.

### **0x0009, EXC\_TAKEN**

This event counts each exception taken.

### **0x000a, EXC\_RETURN**

This event counts each executed exception return instruction.

### **0x000b, CID\_WRITE\_RETIRE**

This event counts every write to CONTEXTIDR.

### **0x0010, BR\_MIS\_PRED**

This event counts each correction to the predicted program flow that occurs because of a misprediction from, or no prediction from, the branch prediction resources and that relates to instructions that the branch prediction resources are capable of predicting.

### **0x0011, CPU\_CYCLES**

This event counts every cycle.

**0x0012, BR\_PRED**

This event counts every branch or other change in the program flow that the branch prediction resources are capable of predicting.

**0x0013, MEM\_ACCESS**

This event counts architecturally executed memory-reading instructions and memory-writing instructions, as defined by the LDST\_SPEC events.

**0x0014, L1I\_CACHE**

This event counts operations that cause a cache access to the L1I cache.  
See L1I\_CACHE of ARMv9 Reference Manual for more information.

**0x0015, L1D\_CACHE\_WB**

This event counts every write-back of data from the L1D cache.  
See L1D\_CACHE\_WB of ARMv9 Reference Manual for more information.

**0x0016, L2D\_CACHE**

This event counts operations that cause a cache access to the L2 cache.  
See L2D\_CACHE of ARMv9 Reference Manual for more information.

**0x0017, L2D\_CACHE\_REFILL**

This event counts operations that cause a refill of the L2 cache.  
See L2D\_CACHE\_REFILL of ARMv9 Reference Manual for more information.

**0x0018, L2D\_CACHE\_WB**

This event counts every write-back of data from the L2 cache caused by L2 replace, non-temporal-store and DC ZVA.

**0x001b, INST\_SPEC**

This event counts every architecturally executed instruction.

**0x0021, BR\_RETIRED**

This event counts architecturally executed branch instruction.

**0x0022, BR\_MIS\_PRED\_RETIRED**

This event counts architecturally executed branch instruction which was mispredicted.

**0x0023, STALL\_FRONTEND**

This event counts every cycle counted by the CPU\_CYCLES event on that no operation was issued because there are no operations available to issue for this PE from the frontend.

**0x0024, STALL\_BACKEND**

This event counts every cycle counted by the CPU\_CYCLES event on that no operation was issued because the backend is unable to accept any operations.

**0x0025, L1D\_TLB**

This event counts operations that cause a TLB access to the L1D TLB.  
See L1D\_TLB of ARMv9 Reference Manual for more information.

**0x0026, L1I\_TLB**

This event counts operations that cause a TLB access to the L1I TLB.  
See L1I\_TLB of ARMv9 Reference Manual for more information.

**0x002b, L3D\_CACHE**

This event counts operations that cause a cache access to the L3 cache, as defined by the sum of L2D\_CACHE\_REFILL\_L3D\_CACHE and L2D\_CACHE\_WB\_VICTIM\_CLEAN events.

**0x002d, L2D\_TLB\_REFILL**

This event counts operations that cause a TLB refill of the L2D TLB.  
See L2D\_TLB\_REFILL of ARMv9 Reference Manual for more information.

**0x002e, L2I\_TLB\_REFILL**

This event counts operations that cause a TLB refill of the L2I TLB.  
See L2I\_TLB\_REFILL of ARMv9 Reference Manual for more information.

**0x002f, L2D\_TLB**

This event counts operations that cause a TLB access to the L2D TLB.  
See L2D\_TLB of ARMv9 Reference Manual for more information.

**0x0030, L2I\_TLB**

This event counts operations that cause a TLB access to the L2I TLB.  
See L2I\_TLB of ARMv9 Reference Manual for more information.

**0x0034, DTLB\_WALK**

This event counts data TLB access with at least one translation table walk.

**0x0035, ITLB\_WALK**

This event counts instruction TLB access with at least one translation table walk.

**0x0036, LL\_CACHE\_RD**

This event counts access counted by L3D\_CACHE that is a Memory-read operation, as defined by the L2D\_CACHE\_REFILL\_L3D\_CACHE events.

**0x0037, LL\_CACHE\_MISS\_RD**

This event counts access counted by L3D\_CACHE that is not completed by the L3D cache, and a Memory-read operation, as defined by the L2D\_CACHE\_REFILL\_L3D\_MISS events.

**0x0039, L1D\_CACHE\_LMISS\_RD**

This event counts operations that cause a refill of the L1D cache that incurs additional latency.

**0x003a, OP\_RETIRED**

This event counts every architecturally executed micro-operation.

**0x003b, OP\_SPEC**

This event counts every speculatively executed micro-operation.

**0x003c, STALL**

This event counts every cycle that no instruction was dispatched from decode unit.

**0x003d, STALL\_SLOT\_BACKEND**

This event counts every cycle that no instruction was dispatched from decode unit due to the backend.

**0x003e, STALL\_SLOT\_FRONTEND**

This event counts every cycle that no instruction was dispatched from decode unit due to the frontend.

**0x003f, STALL\_SLOT**

This event counts every cycle that no instruction or operation Slot was dispatched from decode unit.

**0x0040, L1D\_CACHE\_RD**

This event counts L1D CACHE caused by read access.

**0x0041, L1D\_CACHE\_WR**

This event counts L1D CACHE caused by write access.

**0x0042, L1D\_CACHE\_REFILL\_RD**

This event counts L1D\_CACHE\_REFILL caused by read access.

**0x0043, L1D\_CACHE\_REFILL\_WR**

This event counts L1D\_CACHE\_REFILL caused by write access.

**0x0050, L2D\_CACHE\_RD**

This event counts L2D CACHE caused by read access.

**0x0051, L2D\_CACHE\_WR**

This event counts L2D CACHE caused by write access.

**0x0052, L2D\_CACHE\_REFILL\_RD**

This event counts L2D\_CACHE\_REFILL caused by read access.

**0x0053, L2D\_CACHE\_REFILL\_WR**

This event counts L2D\_CACHE\_REFILL caused by write access.

**0x0056, L2D\_CACHE\_WB\_VICTIM**

This event counts every write-back of data from the L2 cache caused by L2 replace.

**0x0066, MEM\_ACCESS\_RD**

This event counts architecturally executed memory-reading instructions, as defined by the LD\_SPEC events.

**0x006c, LDREX\_SPEC**

This event counts architecturally executed load-exclusive instructions.

**0x006f, STREX\_SPEC**

This event counts architecturally executed store-exclusive instructions.

**0x0070, LD\_SPEC**

This event counts architecturally executed memory-reading instructions, as defined by the LD\_RETIRED event.

**0x0071, ST\_SPEC**

This event counts architecturally executed memory-writing instructions, as defined by the ST\_RETIRED event.  
This event counts DCZVA as a store operation.

**0x0072, LDST\_SPEC**

This event counts architecturally executed memory-reading instructions and memory-writing instructions, as defined by the LD\_RETIRED and ST\_RETIRED events.



**0x0073, DP\_SPEC**

This event counts architecturally executed integer data-processing instructions.  
See DP\_SPEC of ARMv9 Reference Manual for more information.

**0x0074, ASE\_SPEC**

This event counts architecturally executed Advanced SIMD data-processing instructions.

**0x0075, VFP\_SPEC**

This event counts architecturally executed floating-point data-processing instructions.

**0x0076, PC\_WRITE\_SPEC**

This event counts only software changes of the PC that defined by the instruction architecturally executed, condition code check pass, software change of the PC event.

**0x0077, CRYPTO\_SPEC**

This event counts architecturally executed cryptographic instructions, except PMULL and VMULL.

**0x0078, BR\_IMMED\_SPEC**

This event counts architecturally executed immediate branch instructions.

**0x0079, BR\_RETURN\_SPEC**

This event counts architecturally executed procedure return operations that defined by the BR\_RETURN\_RETIRED event.

**0x007a, BR\_INDIRECT\_SPEC**

This event counts architecturally executed indirect branch instructions that includes software change of the PC other than exception-generating instructions and immediate branch instructions.

**0x007c, ISB\_SPEC**

This event counts architecturally executed Instruction Synchronization Barrier instructions.

**0x007d, DSB\_SPEC**

This event counts architecturally executed Data Synchronization Barrier instructions.

**0x007e, DMB\_SPEC**

This event counts architecturally executed Data Memory Barrier instructions, excluding the implied barrier operations of load/store operations with release consistency semantics.

**0x007f, CSDB\_SPEC**

This event counts speculatively executed control speculation barrier instructions.

**0x0081, EXC\_UNDEF**

This event counts only other synchronous exceptions that are taken locally.

**0x0082, EXC\_SVC**

This event counts only Supervisor Call exceptions that are taken locally.

**0x0083, EXC\_PABORT**

This event counts only Instruction Abort exceptions that are taken locally.

**0x0084, EXC\_DABORT**

This event counts only Data Abort or SError interrupt exceptions that are taken locally.

**0x0086, EXC\_IRQ**

This event counts only IRQ exceptions that are taken locally, including Virtual IRQ exceptions.

**0x0087, EXC\_FIQ**

This event counts only FIQ exceptions that are taken locally, including Virtual FIQ exceptions.

**0x0088, EXC\_SMC**

This event counts only Secure Monitor Call exceptions.

The counter does not increment on SMC instructions trapped as a Hyp Trap exception.

**0x008a, EXC\_HVC**

This event counts for both Hypervisor Call exceptions taken locally in the hypervisor and those taken as an exception from Non-secure EL1.

**0x00a0, L3D\_CACHE\_RD**

This event counts access counted by L3D\_CACHE that is a Memory-read operation, as defined by the L2D\_CACHE\_REFILL\_L3D\_CACHE events.

**0x4004, CNT\_CYCLES**

This event counts the constant frequency cycles counter increments at a constant frequency equal to the rate of increment of the System counter.

**0x4005, STALL\_BACKEND\_MEM**

This event counts every cycle that no instruction was dispatched from decode unit due to memory stall.

**0x4006, L1I\_CACHE\_LMISS**

This event counts operations that cause a refill of the L1I cache that incurs additional latency.

**0x4009, L2D\_CACHE\_LMISS\_RD**

This event counts operations that cause a refill of the L2D cache that incurs additional latency.

**0x400b, L3D\_CACHE\_LMISS\_RD**

This event counts access counted by L3D\_CACHE that is not completed by the L3D cache, and a Memory-read operation, as defined by the L2D\_CACHE\_REFILL\_L3D\_MISS events.

**0x400c, TRB\_WRAP**

This event counts the event generated each time the current write pointer is wrapped to the base pointer.

**0x400d, PMU\_OVFS**

This event counts the event generated each time one of the condition occurs described in Arm Architecture Reference Manual for A-profile architecture. This event is only for output to the trace unit.

**0x400e, TRB\_TRIG**

This event counts the event generated when a Trace Buffer Extension Trigger Event occurs.

**0x400f, PMU\_HOVFS**

This event counts the event generated each time an event is counted by an event counter <n> and all of the condition occur described in Arm Architecture Reference Manual for A-profile architecture. This event is only for output to the trace unit.

**0x4010, TRCEXTOUT0**

This event counts the event generated each time an event is signaled by the trace unit external event 0.

**0x4018, CTI\_TRIGOUT4**

This event counts the event generated each time an event is signaled on CTI output trigger 4.

**0x8000, SIMD\_INST\_RETIRED**

This event counts architecturally executed SIMD instructions, excluding the Advanced SIMD scalar instructions and the instructions listed in Non-SIMD SVE instructions section of ARMv9 Reference Manual.

**0x8002, SVE\_INST\_RETIRED**

This event counts architecturally executed SVE instructions, including the instructions listed in Non-SIMD SVE instructions section of ARMv9 Reference Manual.

**0x8005, ASE\_INST\_SPEC**

This event counts architecturally executed Advanced SIMD operations.

**0x8006, SVE\_INST\_SPEC**

This event counts architecturally executed SVE instructions, including the instructions listed in Non-SIMD SVE instructions section of ARMv9 Reference Manual.

**0x8007, ASE\_SVE\_INST\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE operations.

**0x8008, UOP\_SPEC**

This event counts all architecturally executed micro-operations.

**0x800e, SVE\_MATH\_SPEC**

This event counts architecturally executed math function operations due to the SVE FTSMUL, FTMAD, FTSSEL, and FEXPA instructions.

**0x8010, FP\_SPEC**

This event counts architecturally executed operations due to scalar, Advanced SIMD, and SVE instructions listed in Floating-point instructions section of ARMv9 Reference Manual.

**0x8011, ASE\_FP\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point operation.

**0x8012, SVE\_FP\_SPEC**

This event counts architecturally executed SVE floating-point operation.

**0x8013, ASE\_SVE\_FP\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point operations.

**0x8014, FP\_HP\_SPEC**

This event counts architecturally executed half-precision floating-point operation.

**0x8015, ASE\_FP\_HP\_SPEC**

This event counts architecturally executed Advanced SIMD half-precision floating-point operation.

**0x8016, SVE\_FP\_HP\_SPEC**

This event counts architecturally executed SVE half-precision floating-point operation.

**0x8017, ASE\_SVE\_FP\_HP\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE half-precision floating-point operations.

**0x8018, FP\_SP\_SPEC**

This event counts architecturally executed single-precision floating-point operation.

**0x8019, ASE\_FP\_SP\_SPEC**

This event counts architecturally executed Advanced SIMD single-precision floating-point operation.

**0x801a, SVE\_FP\_SP\_SPEC**

This event counts architecturally executed SVE single-precision floating-point operation.

**0x801b, ASE\_SVE\_FP\_SP\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE single-precision floating-point operations.

**0x801c, FP\_DP\_SPEC**

This event counts architecturally executed double-precision floating-point operation.

**0x801d, ASE\_FP\_DP\_SPEC**

This event counts architecturally executed Advanced SIMD double-precision floating-point operation.

**0x801e, SVE\_FP\_DP\_SPEC**

This event counts architecturally executed SVE double-precision floating-point operation.

**0x801f, ASE\_SVE\_FP\_DP\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE double-precision floating-point operations.

**0x8020, FP\_DIV\_SPEC**

This event counts architecturally executed floating-point divide operation.

**0x8021, ASE\_FP\_DIV\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point divide operation.

**0x8022, SVE\_FP\_DIV\_SPEC**

This event counts architecturally executed SVE floating-point divide operation.

**0x8023, ASE\_SVE\_FP\_DIV\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point divide operations.

**0x8024, FP\_SQRT\_SPEC**

This event counts architecturally executed floating-point square root operation.

**0x8025, ASE\_FP\_SQRT\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point square root operation.

**0x8026, SVE\_FP\_SQRT\_SPEC**

This event counts architecturally executed SVE floating-point square root operation.

**0x8027, ASE\_SVE\_FP\_SQRT\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point square root operations.

**0x8028, FP\_FMA\_SPEC**

This event counts architecturally executed floating-point fused multiply-add and multiply-subtract operations.

**0x8029, ASE\_FP\_FMA\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point FMA operation.

**0x802a, SVE\_FP\_FMA\_SPEC**

This event counts architecturally executed SVE floating-point FMA operation.

**0x802b, ASE\_SVE\_FP\_FMA\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point FMA operations.

**0x802c, FP\_MUL\_SPEC**

This event counts architecturally executed floating-point multiply operations.

**0x802d, ASE\_FP\_MUL\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point multiply operation.

**0x802e, SVE\_FP\_MUL\_SPEC**

This event counts architecturally executed SVE floating-point multiply operation.

**0x802f, ASE\_SVE\_FP\_MUL\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point multiply operations.

**0x8030, FP\_ADDSUB\_SPEC**

This event counts architecturally executed floating-point add or subtract operations.

**0x8031, ASE\_FP\_ADDSUB\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point add or subtract operation.

**0x8032, SVE\_FP\_ADDSUB\_SPEC**

This event counts architecturally executed SVE floating-point add or subtract operation.

**0x8033, ASE\_SVE\_FP\_ADDSUB\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point add or subtract operations.

**0x8034, FP\_RECPE\_SPEC**

This event counts architecturally executed floating-point reciprocal estimate operations due to the Advanced SIMD scalar, Advanced SIMD vector, and SVE FRECPE and FRSQRTE instructions.

**0x8035, ASE\_FP\_RECPE\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point reciprocal estimate operations.

**0x8036, SVE\_FP\_RECPE\_SPEC**

This event counts architecturally executed SVE floating-point reciprocal estimate operations.

**0x8037, ASE\_SVE\_FP\_RECPE\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point reciprocal estimate operations.

**0x8038, FP\_CVT\_SPEC**

This event counts architecturally executed floating-point convert operations due to the scalar, Advanced SIMD, and SVE floating-point conversion instructions listed in Floating-point conversions section of ARMv9 Reference Manual.

**0x8039, ASE\_FP\_CVT\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point convert operation.

**0x803a, SVE\_FP\_CVT\_SPEC**

This event counts architecturally executed SVE floating-point convert operation.

**0x803b, ASE\_SVE\_FP\_CVT\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point convert operations.

**0x803c, SVE\_FP\_AREDUCE\_SPEC**

This event counts architecturally executed SVE floating-point accumulating reduction operations.

**0x803d, ASE\_FP\_PREDUCE\_SPEC**

This event counts architecturally executed Advanced SIMD floating-point pairwise add step operations.

**0x803e, SVE\_FP\_VREDUCE\_SPEC**

This event counts architecturally executed SVE floating-point vector reduction operation.

**0x803f, ASE\_SVE\_FP\_VREDUCE\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE floating-point vector reduction operations.

**0x8040, INT\_SPEC**

This event counts architecturally executed operations due to scalar, Advanced SIMD, and SVE instructions listed in Integer instructions section of ARMv9 Reference Manual.

**0x8041, ASE\_INT\_SPEC**

This event counts architecturally executed Advanced SIMD integer operations.

**0x8042, SVE\_INT\_SPEC**

This event counts architecturally executed SVE integer operations.

**0x8043, ASE\_SVE\_INT\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE integer operations.

**0x8044, INT\_DIV\_SPEC**

This event counts architecturally executed integer divide operation.

**0x8045, INT\_DIV64\_SPEC**

This event counts architecturally executed 64-bit integer divide operation.

**0x8046, SVE\_INT\_DIV\_SPEC**

This event counts architecturally executed SVE integer divide operation.

**0x8047, SVE\_INT\_DIV64\_SPEC**

This event counts architecturally executed SVE 64-bit integer divide operation.

**0x8048, INT\_MUL\_SPEC**

This event counts architecturally executed integer multiply operation.

**0x8049, ASE\_INT\_MUL\_SPEC**

This event counts architecturally executed Advanced SIMD integer multiply operation.

**0x804a, SVE\_INT\_MUL\_SPEC**

This event counts architecturally executed SVE integer multiply operation.

**0x804b, ASE\_SVE\_INT\_MUL\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE integer multiply operations.

**0x804c, INT\_MUL64\_SPEC**

This event counts architecturally executed integer 64-bit x 64-bit multiply operation.

**0x804d, SVE\_INT\_MUL64\_SPEC**

This event counts architecturally executed SVE integer 64-bit x 64-bit multiply operation.

**0x804e, INT\_MULH64\_SPEC**

This event counts architecturally executed integer 64-bit x 64-bit multiply returning high part operation.

**0x804f, SVE\_INT\_MULH64\_SPEC**

This event counts architecturally executed SVE integer 64-bit x 64-bit multiply returning high part operations.

**0x8058, NONFP\_SPEC**

This event counts architecturally executed non-floating-point operations.

**0x8059, ASE\_NONFP\_SPEC**

This event counts architecturally executed Advanced SIMD non-floating-point operations.

**0x805a, SVE\_NONFP\_SPEC**

This event counts architecturally executed SVE non-floating-point operations.

**0x805b, ASE\_SVE\_NONFP\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE non-floating-point operations.

**0x805d, ASE\_INT\_VREDUCE\_SPEC**

This event counts architecturally executed Advanced SIMD integer reduction operation.

**0x805e, SVE\_INT\_VREDUCE\_SPEC**

This event counts architecturally executed SVE integer reduction operation.

**0x805f, ASE\_SVE\_INT\_VREDUCE\_SPEC**

This event counts architecturally executed Advanced SIMD and SVE integer reduction operations.

**0x8060, SVE\_PERM\_SPEC**

This event counts architecturally executed vector or predicate permute operation.

**0x8065, SVE\_XPIPE\_Z2R\_SPEC**

This event counts architecturally executed vector to general-purpose scalar cross-pipeline transfer operation.

**0x8066, SVE\_XPIPE\_R2Z\_SPEC**

This event counts architecturally executed general-purpose scalar to vector cross-pipeline transfer operation.

**0x8068, SVE\_PGEN\_SPEC**

This event counts architecturally executed predicate-generating operation.

**0x8069, SVE\_PGEN\_FLG\_SPEC**

This event counts architecturally executed predicate-generating operation that sets condition flags.

**0x806d, SVE\_PPERM\_SPEC**

This event counts architecturally executed predicate permute operation.

**0x8074, SVE\_PRED\_SPEC**

This event counts architecturally executed SIMD data-processing and load/store operations due to SVE instructions with a Governing predicate operand that determines the Active elements.

**0x807c, SVE\_MOVPRFX\_SPEC**

This event counts architecturally executed operations due to MOVPRFX instructions, whether or not they were fused with the prefixed instruction.

**0x807d, SVE\_MOVPRFX\_Z\_SPEC**

This event counts architecturally executed operation counted by SVE\_MOVPRFX\_SPEC where the operation uses zeroing predication.

**0x807e, SVE\_MOVPRFX\_M\_SPEC**

This event counts architecturally executed operation counted by SVE\_MOVPRFX\_SPEC where the operation uses merging predication.

**0x807f, SVE\_MOVPRFX\_U\_SPEC**

This event counts architecturally executed operations due to MOVPRFX instructions that were not fused with the prefixed instruction.

**0x8085, ASE\_SVE\_LD\_SPEC**

This event counts architecturally executed operations that read from memory due to SVE and Advanced SIMD load instructions.

**0x8086, ASE\_SVE\_ST\_SPEC**

This event counts architecturally executed operations that write to memory due to SVE and Advanced SIMD store instructions.

**0x8087, PRF\_SPEC**

This event counts architecturally executed prefetch operations due to scalar PRFM, PRFUM and SVE PRF instructions.

**0x8089, BASE\_LD\_REG\_SPEC**

This event counts architecturally executed operations that read from memory due to an instruction that loads a general-purpose register.



**0x808a, BASE\_ST\_REG\_SPEC**

This event counts architecturally executed operations that write to memory due to an instruction that stores a general-purpose register, excluding the "DC ZVA" instruction.

**0x8091, SVE\_LDR\_REG\_SPEC**

This event counts architecturally executed operations that read from memory due to an SVE LDR instruction.

**0x8092, SVE\_STR\_REG\_SPEC**

This event counts architecturally executed operations that write to memory due to an SVE STR instruction.

**0x8095, SVE\_LDR\_PREG\_SPEC**

This event counts architecturally executed operations that read from memory due to an SVE LDR (predicate) instruction.

**0x8096, SVE\_STR\_PREG\_SPEC**

This event counts architecturally executed operations that write to memory due to an SVE STR (predicate) instruction.

**0x809f, SVE\_PRF\_CONTIG\_SPEC**

This event counts architecturally executed operations that prefetch memory due to an SVE predicated single contiguous element prefetch instruction.

**0x80a1, SVE\_LDNT\_CONTIG\_SPEC**

This event counts architecturally executed operation that reads from memory with a non-temporal hint due to an SVE non-temporal contiguous element load instruction.

**0x80a2, SVE\_STNT\_CONTIG\_SPEC**

This event counts architecturally executed operation that writes to memory with a non-temporal hint due to an SVE non-temporal contiguous element store instruction.

**0x80a5, ASE\_SVE\_LD\_MULTI\_SPEC**

This event counts architecturally executed operations that read from memory due to SVE and Advanced SIMD multiple vector contiguous structure load instructions.

**0x80a6, ASE\_SVE\_ST\_MULTI\_SPEC**

This event counts architecturally executed operations that write to memory due to SVE and Advanced SIMD multiple vector contiguous structure store instructions.

**0x80ad, SVE\_LD\_GATHER\_SPEC**

This event counts architecturally executed operations that read from memory due to SVE non-contiguous gather-load instructions.

**0x80ae, SVE\_ST\_SCATTER\_SPEC**

This event counts architecturally executed operations that write to memory due to SVE non-contiguous scatter-store instructions.

**0x80af, SVE\_PRF\_GATHER\_SPEC**

This event counts architecturally executed operations that prefetch memory due to SVE non-contiguous gather-prefetch instructions.

**0x80bc, SVE\_LDFF\_SPEC**

This event counts architecturally executed memory read operations due to SVE First-fault and Non-fault load instructions.

#### **0x80c0, FP\_SCALE\_OPS\_SPEC**

This event counts architecturally executed SVE arithmetic operations.  
See FP\_SCALE\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
This event counter is incremented by (128 / CSIZE) and by twice that amount for operations that would also be counted by SVE\_FP\_FMA\_SPEC.

#### **0x80c1, FP\_FIXED\_OPS\_SPEC**

This event counts architecturally executed v8SIMD&FP arithmetic operations.  
See FP\_FIXED\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
The event counter is incremented by the specified number of elements for Advanced SIMD operations or by 1 for scalar operations, and by twice those amounts for operations that would also be counted by FP\_FMA\_SPEC.

#### **0x80c2, FP\_HP\_SCALE\_OPS\_SPEC**

This event counts architecturally executed SVE half-precision arithmetic operations.  
See FP\_HP\_SCALE\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
This event counter is incremented by 8, or by 16 for operations that would also be counted by SVE\_FP\_FMA\_SPEC.

#### **0x80c3, FP\_HP\_FIXED\_OPS\_SPEC**

This event counts architecturally executed v8SIMD&FP half-precision arithmetic operations.  
See FP\_HP\_FIXED\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
This event counter is incremented by the number of 16-bit elements for Advanced SIMD operations, or by 1 for scalar operations, and by twice those amounts for operations that would also be counted by FP\_FMA\_SPEC.

#### **0x80c4, FP\_SP\_SCALE\_OPS\_SPEC**

This event counts architecturally executed SVE single-precision arithmetic operations.  
See FP\_SP\_SCALE\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
This event counter is incremented by 4, or by 8 for operations that would also be counted by SVE\_FP\_FMA\_SPEC.

#### **0x80c5, FP\_SP\_FIXED\_OPS\_SPEC**

This event counts architecturally executed v8SIMD&FP single-precision arithmetic operations.  
See FP\_SP\_FIXED\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
This event counter is incremented by the number of 32-bit elements for Advanced SIMD operations, or by 1 for scalar operations, and by twice those amounts for operations that would also be counted by FP\_FMA\_SPEC.

#### **0x80c6, FP\_DP\_SCALE\_OPS\_SPEC**

This event counts architecturally executed SVE double-precision arithmetic operations.  
See FP\_DP\_SCALE\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
This event counter is incremented by 2, or by 4 for operations that would also be counted by SVE\_FP\_FMA\_SPEC.

#### **0x80c7, FP\_DP\_FIXED\_OPS\_SPEC**

This event counts architecturally executed v8SIMD&FP double-precision arithmetic operations.  
See FP\_DP\_FIXED\_OPS\_SPEC of ARMv9 Reference Manual for more information.  
This event counter is incremented by 2 for Advanced SIMD operations, or by 1 for scalar operations, and by twice those amounts for operations that would also be counted by FP\_FMA\_SPEC.

#### **0x80c8, INT\_SCALE\_OPS\_SPEC**

This event counts each integer ALU operation counted by SVE\_INT\_SPEC.  
See ALU operation counts section of ARMv9 Reference Manual for information on the counter increment for different types of instruction.

#### **0x80c9, INT\_FIXED\_OPS\_SPEC**

This event counts each integer ALU operation counted by INT\_SPEC that is not counted by SVE\_INT\_SPEC.  
See ALU operation counts section of ARMv9 Reference Manual for information on the counter increment for different types of instruction.

**0x80f3, ASE\_SVE\_FP\_DOT\_SPEC**

This event counts architecturally executed microarchitectural Advanced SIMD or SVE floating-point dot-product operation.

**0x80f7, ASE\_SVE\_FP\_MMLA\_SPEC**

This event counts architecturally executed microarchitectural Advanced SIMD or SVE floating-point matrix multiply operation.

**0x80fb, ASE\_SVE\_INT\_DOT\_SPEC**

This event counts architecturally executed microarchitectural Advanced SIMD or SVE integer dot-product operation.

**0x80ff, ASE\_SVE\_INT\_MMLA\_SPEC**

This event counts architecturally executed microarchitectural Advanced SIMD or SVE integer matrix multiply operation.

**0x8128, DTLB\_WALK\_PERCYC**

This event counts the number of DTLB\_WALK events in progress on each Processor cycle.

**0x8129, ITLB\_WALK\_PERCYC**

This event counts the number of ITLB\_WALK events in progress on each Processor cycle.

**0x8136, DTLB\_STEP**

This event counts translation table walk access made by a refill of the data TLB.

**0x8137, ITLB\_STEP**

This event counts translation table walk access made by a refill of the instruction TLB.

**0x8138, DTLB\_WALK\_LARGE**

This event counts translation table walk counted by DTLB\_WALK where the result of the walk yields a large page size.

**0x8139, ITLB\_WALK\_LARGE**

This event counts translation table walk counted by ITLB\_WALK where the result of the walk yields a large page size.

**0x813a, DTLB\_WALK\_SMALL**

This event counts translation table walk counted by DTLB\_WALK where the result of the walk yields a small page size.

**0x813b, ITLB\_WALK\_SMALL**

This event counts translation table walk counted by ITLB\_WALK where the result of the walk yields a small page size.

**0x8144, L1D\_CACHE\_MISS**

This event counts demand access that misses in the Level 1 data cache, causing an access to outside of the Level 1 caches of this PE.

**0x8145, L1I\_CACHE\_HWPRF**

This event counts access counted by L1I\_CACHE that is due to a hardware prefetch.

**0x814c, L2D\_CACHE\_MISS**

This event counts demand access that misses in the Level 1 data and Level 2 caches, causing an access to outside of the Level 1 and Level 2 caches of this PE.

**0x8154, L1D\_CACHE\_HWPRF**

This event counts access counted by L1D\_CACHE that is due to a hardware prefetch.

**0x8155, L2D\_CACHE\_HWPRF**

This event counts access counted by L2D\_CACHE that is due to a hardware prefetch.

**0x8158, STALL\_FRONTEND\_MEMBOUND**

This event counts every cycle counted by STALL\_FRONTEND when no instructions are delivered from the memory system.

**0x8159, STALL\_FRONTEND\_L1I**

This event counts every cycle counted by STALL\_FRONTEND\_MEMBOUND when there is a demand instruction miss in the first level of instruction cache.

**0x815a, STALL\_FRONTEND\_L2I**

This event counts every cycle counted by STALL\_FRONTEND\_MEMBOUND when there is a demand instruction miss in the second level of instruction cache.

**0x815b, STALL\_FRONTEND\_MEM**

This event counts every cycle counted by STALL\_FRONTEND\_MEMBOUND when there is a demand instruction miss in the last level of instruction cache within the PE clock domain or a non-cacheable instruction fetch in progress.

**0x815c, STALL\_FRONTEND\_TLB**

This event counts every cycle counted by STALL\_FRONTEND\_MEMBOUND when there is a demand instruction miss in the instruction TLB.

**0x8160, STALL\_FRONTEND\_CPUBOUND**

This event counts every cycle counted by STALL\_FRONTEND when the frontend is stalled on a frontend processor resource, not including memory.

**0x8161, STALL\_FRONTEND\_FLOW**

This event counts every cycle counted by STALL\_FRONTEND\_CPUBOUND when the frontend is stalled on unavailability of prediction flow resources.

**0x8162, STALL\_FRONTEND\_FLUSH**

This event counts every cycle counted by STALL\_FRONTEND\_CPUBOUND when the frontend is recovering from a pipeline flush.

**0x8163, STALL\_FRONTEND\_RENAME**

This event counts every cycle counted by STALL\_FRONTEND\_CPUBOUND when operations are available from the frontend but at least one is not ready to be sent to the backend because no rename register is available.

**0x8164, STALL\_BACKEND\_MEMBOUND**

This event counts every cycle counted by STALL\_BACKEND when the backend is waiting for a memory access to complete.

**0x8165, STALL\_BACKEND\_L1D**

This event counts every cycle counted by STALL\_BACKEND\_MEMBOUND when there is a demand data miss in L1D cache.

**0x8166, STALL\_BACKEND\_L2D**

This event counts every cycle counted by STALL\_BACKEND\_MEMBOUND when there is a demand data miss in L2D cache.

**0x8167, STALL\_BACKEND\_TLB**

This event counts every cycle counted by STALL\_BACKEND\_MEMBOUND when there is a demand data miss in the data TLB.

**0x8168, STALL\_BACKEND\_ST**

This event counts every cycle counted by STALL\_BACKEND\_MEMBOUND when the backend is stalled waiting for a store.

**0x816a, STALL\_BACKEND\_CPUBOUND**

This event counts every cycle counted by STALL\_BACKEND when the backend is stalled on a processor resource, not including memory.

**0x816b, STALL\_BACKEND\_BUSY**

This event counts every cycle counted by STALL\_BACKEND when operations are available from the frontend but the backend is not able to accept an operation because an execution unit is busy.

**0x816c, STALL\_BACKEND\_ILOCK**

This event counts every cycle counted by STALL\_BACKEND when operations are available from the frontend but at least one is not ready to be sent to the backend because of an input dependency.

**0x816d, STALL\_BACKEND\_RENAME**

This event counts every cycle counted by STALL\_BACKEND\_CPUBOUND when operations are available from the frontend but at least one is not ready to be sent to the backend because no rename register is available.

**0x816e, STALL\_BACKEND\_ATOMIC**

This event counts every cycle counted by STALL\_BACKEND\_MEMBOUND when the backend is processing an Atomic operation.

**0x816f, STALL\_BACKEND\_MEMCPYSET**

This event counts every cycle counted by STALL\_BACKEND\_MEMBOUND when the backend is processing a Memory Copy or Set instruction.

**0x8186, UOP\_RETIRED**

This event counts micro-operation that would be executed in a Simple sequential execution of the program.

**0x8188, DTLB\_WALK\_BLOCK**

This event counts translation table walk counted by DTLB\_WALK where the result of the walk yields a Block.

**0x8189, ITLB\_WALK\_BLOCK**

This event counts translation table walk counted by ITLB\_WALK where the result of the walk yields a Block.

**0x818a, DTLB\_WALK\_PAGE**

This event counts translation table walk counted by DTLB\_WALK where the result of the walk yields a Page.

**0x818b, ITLB\_WALK\_PAGE**

This event counts translation table walk counted by ITLB\_WALK where the result of the walk yields a Page.

**0x81b8, L1I\_CACHE\_REFILL\_HWPRF**

This event counts hardware prefetch counted by L1I\_CACHE\_HWPRF that causes a refill of the Level 1 instruction cache from outside of the Level 1 instruction cache.

**0x81bc, L1D\_CACHE\_REFILL\_HWPRF**

This event counts hardware prefetch counted by L1D\_CACHE\_HWPRF that causes a refill of the Level 1 data cache from outside of the Level 1 data cache.

**0x81bd, L2D\_CACHE\_REFILL\_HWPRF**

This event counts hardware prefetch counted by L2D\_CACHE\_HWPRF that causes a refill of the Level 2 cache, or any Level 1 data and instruction cache of this PE, from outside of those caches.

**0x81c0, L1I\_CACHE\_HIT\_RD**

This event counts demand fetch counted by L1I\_CACHE\_DM\_RD that hits in the Level 1 instruction cache.

**0x81c4, L1D\_CACHE\_HIT\_RD**

This event counts demand read counted by L1D\_CACHE\_RD that hits in the Level 1 data cache.

**0x81c5, L2D\_CACHE\_HIT\_RD**

This event counts demand read counted by L2D\_CACHE\_RD that hits in the Level 2 data cache.

**0x81c8, L1D\_CACHE\_HIT\_WR**

This event counts demand write counted by L1D\_CACHE\_WR that hits in the Level 1 data cache.

**0x81c9, L2D\_CACHE\_HIT\_WR**

This event counts demand write counted by L2D\_CACHE\_WR that hits in the Level 2 data cache.

**0x8200, L1I\_CACHE\_HIT**

This event counts access counted by L1I\_CACHE that hits in the Level 1 instruction cache.

**0x8204, L1D\_CACHE\_HIT**

This event counts access counted by L1D\_CACHE that hits in the Level 1 data cache.

**0x8205, L2D\_CACHE\_HIT**

This event counts access counted by L2D\_CACHE that hits in the Level 2 data cache.

**0x8240, L1I\_LFB\_HIT\_RD**

This event counts demand access counted by L1I\_CACHE\_HIT\_RD that hits a cache line that is in the process of being loaded into the Level 1 instruction cache.

**0x8244, L1D\_LFB\_HIT\_RD**

This event counts demand access counted by L1D\_CACHE\_HIT\_RD that hits a cache line that is in the process of being loaded into the Level 1 data cache.

**0x8245, L2D\_LFB\_HIT\_RD**

This event counts demand access counted by L2D\_CACHE\_HIT\_RD that hits a recently fetched line in the Level 2 cache.

**0x8248, L1D\_LFB\_HIT\_WR**

This event counts demand access counted by L1D\_CACHE\_HIT\_WR that hits a cache line that is in the process of being loaded into the Level 1 data cache.

**0x8249, L2D\_LFB\_HIT\_WR**

This event counts demand access counted by L2D\_CACHE\_HIT\_WR that hits a recently fetched line in the Level 2 cache.

**0x8280, L1I\_CACHE\_PRF**

This event counts fetch counted by either Level 1 instruction hardware prefetch or Level 1 instruction software prefetch.

**0x8284, L1D\_CACHE\_PRF**

This event counts fetch counted by either Level 1 data hardware prefetch or Level 1 data software prefetch.

**0x8285, L2D\_CACHE\_PRF**

This event counts fetch counted by either Level 2 data hardware prefetch or Level 2 data software prefetch.

**0x8288, L1I\_CACHE\_REFILL\_PRF**

This event counts hardware prefetch counted by L1I\_CACHE\_PRF that causes a refill of the Level 1 instruction cache from outside of the Level 1 instruction cache.

**0x828c, L1D\_CACHE\_REFILL\_PRF**

This event counts hardware prefetch counted by L1D\_CACHE\_PRF that causes a refill of the Level 1 data cache from outside of the Level 1 data cache.

**0x828d, L2D\_CACHE\_REFILL\_PRF**

This event counts hardware prefetch counted by L2D\_CACHE\_PRF that causes a refill of the Level 2 data cache from outside of the Level 1 data cache.

**0x8320, L1D\_CACHE\_REFILL\_PERCYC**

The counter counts by the number of cache refills counted by L1D\_CACHE\_REFILL in progress on each Processor cycle.

**0x8321, L2D\_CACHE\_REFILL\_PERCYC**

The counter counts by the number of cache refills counted by L2D\_CACHE\_REFILL in progress on each Processor cycle.

**0x8324, L1I\_CACHE\_REFILL\_PERCYC**

The counter counts by the number of cache refills counted by L1I\_CACHE\_REFILL in progress on each Processor cycle.

## MONAKA Specific Events

### **0x0105, FP\_MV\_SPEC**

This event counts architecturally executed floating-point move operations.

### **0x0108, PRD\_SPEC**

This event counts architecturally executed operations that using predicate register.

### **0x0109, IEL\_SPEC**

This event counts architecturally executed inter-element manipulation operations.

### **0x010a, IREG\_SPEC**

This event counts architecturally executed inter-register manipulation operations.

### **0x0112, FP\_LD\_SPEC**

This event counts architecturally executed NOSIMD load operations that using SIMD&FP registers.

### **0x0113, FP\_ST\_SPEC**

This event counts architecturally executed NOSIMD store operations that using SIMD&FP registers.

### **0x011a, BC\_LD\_SPEC**

This event counts architecturally executed SIMD broadcast floating-point load operations.

### **0x011b, DCZVA\_SPEC**

This event counts architecturally executed zero blocking operations due to the "DC ZVA" instruction.

### **0x0121, EFFECTIVE\_INST\_SPEC**

This event counts architecturally executed instructions, excluding the MOVPRFX instruction.

### **0x0123, PRE\_INDEX\_SPEC**

This event counts architecturally executed operations that uses "pre-index" as its addressing mode.

### **0x0124, POST\_INDEX\_SPEC**

This event counts architecturally executed operations that uses "post-index" as its addressing mode.

### **0x0139, UOP\_SPLIT**

This event counts the occurrence count of the micro-operation split.

### **0x0182, LD\_COMP\_WAIT\_L1\_MISS**

This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store/prefetch operation waits for L2 cache access.

### **0x0183, LD\_COMP\_WAIT\_L1\_MISS\_EX**

This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for L2 cache access.

### **0x0184, LD\_COMP\_WAIT**

This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store/prefetch operation waits for L1D cache, L2 cache and memory access.



**0x0185, LD\_COMP\_WAIT\_EX**

This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for L1D cache, L2 cache and memory access.

**0x0186, LD\_COMP\_WAIT\_PFP\_BUSY**

This event counts every cycle that no instruction was committed due to the lack of an available prefetch port.

**0x0187, LD\_COMP\_WAIT\_PFP\_BUSY\_EX**

This event counts the LD\_COMP\_WAIT\_PFP\_BUSY caused by an integer load operation.

**0x0188, LD\_COMP\_WAIT\_PFP\_BUSY\_SWPF**

This event counts the LD\_COMP\_WAIT\_PFP\_BUSY caused by a software prefetch instruction.

**0x0189, EU\_COMP\_WAIT**

This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is an integer or floating-point/SIMD instruction.

**0x018a, FL\_COMP\_WAIT**

This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is a floating-point/SIMD instruction.

**0x018b, BR\_COMP\_WAIT**

This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is a branch instruction.

**0x018c, ROB\_EMPTY**

This event counts every cycle that no instruction was committed because the CSE is empty.

**0x018d, ROB\_EMPTY\_STQ\_BUSY**

This event counts every cycle that no instruction was committed because the CSE is empty and the store port (SP) is full.

**0x018e, WFE\_WFI\_CYCLE**

This event counts every cycle that the instruction unit is halted by the WFE/WFI instruction.

**0x018f, RETENTION\_CYCLE**

This event counts every cycle that the instruction unit is halted by the RETENTION state.

**0x0190, \_0INST\_COMMIT**

This event counts every cycle that no instruction was committed, but counts at the time when commits MOVPRFX only.

**0x0191, \_1INST\_COMMIT**

This event counts every cycle that one instruction is committed.

**0x0192, \_2INST\_COMMIT**

This event counts every cycle that two instructions are committed.

**0x0193, \_3INST\_COMMIT**

This event counts every cycle that three instructions are committed.

**0x0194, \_4INST\_COMMIT**

This event counts every cycle that four instructions are committed.

**0x0195, \_5INST\_COMMIT**

This event counts every cycle that five instructions are committed.

**0x0198, UOP\_ONLY\_COMMIT**

This event counts every cycle that only any micro-operations are committed.

**0x0199, SINGLE\_MOVPRFX\_COMMIT**

This event counts every cycle that only the MOVPRFX instruction is committed.

**0x019c, LD\_COMP\_WAIT\_L2\_MISS**

This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store/prefetch operation waits for L2 cache miss.

**0x019d, LD\_COMP\_WAIT\_L2\_MISS\_EX**

This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for L2 cache miss.

**0x01a0, EAGA\_VAL**

This event counts valid cycles of EAGA pipeline.

**0x01a1, EAGB\_VAL**

This event counts valid cycles of EAGB pipeline.

**0x01a3, PRX\_VAL**

This event counts valid cycles of PRX pipeline.

**0x01a4, EXA\_VAL**

This event counts valid cycles of EXA pipeline.

**0x01a5, EXB\_VAL**

This event counts valid cycles of EXB pipeline.

**0x01a6, EXC\_VAL**

This event counts valid cycles of EXC pipeline.

**0x01a7, EXD\_VAL**

This event counts valid cycles of EXD pipeline.

**0x01a8, FLA\_VAL**

This event counts valid cycles of FLA pipeline.

**0x01a9, FLB\_VAL**

This event counts valid cycles of FLB pipeline.

**0x01aa, STEA\_VAL**

This event counts valid cycles of STEA pipeline.

**0x01ab, STEB\_VAL**

This event counts valid cycles of STEB pipeline.

**0x01ac, STFL\_VAL**

This event counts valid cycles of STFL pipeline.

**0x01ad, STPX\_VAL**

This event counts valid cycles of STPX pipeline.

**0x01b0, FLA\_VAL\_PRD\_CNT**

This event counts the number of 1's in the predicate bits of request in FLA pipeline, where it is corrected so that it becomes 32 when all bits are 1.

**0x01b1, FLB\_VAL\_PRD\_CNT**

This event counts the number of 1's in the predicate bits of request in FLB pipeline, where it is corrected so that it becomes 32 when all bits are 1.

**0x01b2, FLA\_VAL\_FOR\_PRD**

This event counts valid cycles of FLA pipeline.

**0x01b3, FLB\_VAL\_FOR\_PRD**

This event counts valid cycles of FLB pipeline.

**0x01f0, EA\_CORE**

This event counts energy consumption of core.

**0x0200, L1D\_CACHE\_DM**

This event counts L1D\_CACHE caused by demand access.

**0x0201 L1D\_CACHE\_DM\_RD**

This event counts L1D\_CACHE caused by demand read access.

**0x0202 L1D\_CACHE\_DM\_WR**

This event counts L1D\_CACHE caused by demand write access.

**0x0207 L1I\_CACHE\_DM\_RD**

This event counts L1I\_CACHE caused by demand read access.

**0x0208, L1D\_CACHE\_REFILL\_DM**

This event counts L1D\_CACHE\_REFILL caused by demand access.

**0x0209, L1D\_CACHE\_REFILL\_DM\_RD**

This event counts L1D\_CACHE\_REFILL caused by demand read access.

**0x020a, L1D\_CACHE\_REFILL\_DM\_WR**

This event counts L1D\_CACHE\_REFILL caused by demand write access.

**0x020d, L1D\_CACHE\_BTC**

This event counts demand access that hits cache line with shared status and requests exclusive access in the Level 1 data cache, causing a coherence access to outside of the Level 1 caches of this PE.

**0x020f, L1I\_CACHE\_REFILL\_DM\_RD**

This event counts L1I\_CACHE\_REFILL caused by demand read access.

**0x0230, L1HWPF\_STREAM\_PF**

This event counts streaming prefetch requests to L1D cache generated by hardware prefetcher.

**0x0231, L1HWPF\_STRIDE\_PF**

This event counts stride prefetch requests to L1D cache generated by hardware prefetcher.

**0x0232, L1HWPF\_PFTGT\_PF**

This event counts LDS prefetch requests to L1D cache generated by hardware prefetcher.

**0x0234, L2HWPF\_STREAM\_PF**

This event counts streaming prefetch requests to L2 cache generated by hardware prefetcher.

**0x0235, L2HWPF\_STRIDE\_PF**

This event counts stride prefetch requests to L2 cache generated by hardware prefetcher.

**0x0237, L2HWPF\_OTHER**

This event counts prefetch requests to L2 cache generated by the other causes.

**0x0238, L3HWPF\_STREAM\_PF**

This event counts streaming prefetch requests to L3 cache generated by hardware prefetcher.

**0x0239, L3HWPF\_STRIDE\_PF**

This event counts stride prefetch requests to L3 cache generated by hardware prefetcher.

**0x023b, L3HWPF\_OTHER**

This event counts prefetch requests to L3 cache generated by the other causes.

**0x023c, L1HWPF\_NEXTLINE\_PF**

This event counts next line's prefetch requests to L1I cache generated by hardware prefetcher.

**0x0240, L1\_PIPE0\_VAL**

This event counts valid cycles of L1D cache pipeline#0.

**0x0241, L1\_PIPE1\_VAL**

This event counts valid cycles of L1D cache pipeline#1.

**0x0242, L1\_PIPE2\_VAL**

This event counts valid cycles of L1D cache pipeline#2.

**0x0250, L1\_PIPE0\_COMP**

This event counts completed requests in L1D cache pipeline#0.

**0x0251, L1\_PIPE1\_COMP**

This event counts completed requests in L1D cache pipeline#1.

**0x025a, L1\_PIPE\_ABORT\_STLD\_INTLK**

This event counts aborted requests in L1D pipelines that due to store-load interlock.

**0x026c, L1I\_PIPE\_COMP**

This event counts completed requests in L1I cache pipeline.

**0x026d, L1I\_PIPE\_VAL**

This event counts valid cycles of L1I cache pipeline.

**0x0278, L1\_PIPE0\_VAL\_IU\_TAG\_ADRS\_SCE**

This event counts requests in L1D cache pipeline#0 that its sce bit of tagged address is 1.

**0x0279, L1\_PIPE1\_VAL\_IU\_TAG\_ADRS\_SCE**

This event counts requests in L1D cache pipeline#1 that its sce bit of tagged address is 1.

**0x02a0, L1\_PIPE0\_VAL\_IU\_NOT\_SEC0**

This event counts requests in L1D cache pipeline#0 that its sector cache ID is not 0.

**0x02a1, L1\_PIPE1\_VAL\_IU\_NOT\_SEC0**

This event counts requests in L1D cache pipeline#1 that its sector cache ID is not 0.

**0x02b0, L1\_PIPE\_COMP\_GATHER\_2FLOW**

This event counts the number of times where 2 elements of the gather instructions became 2 flows because 2 elements could not be combined.

**0x02b1, L1\_PIPE\_COMP\_GATHER\_1FLOW**

This event counts the number of times where 2 elements of the gather instructions became 1 flow because 2 elements could be combined.

**0x02b2, L1\_PIPE\_COMP\_GATHER\_0FLOW**

This event counts the number of times where 2 elements of the gather instructions became 0 flow because both predicate values are 0.

**0x02b3, L1\_PIPE\_COMP\_SCATTER\_1FLOW**

This event counts the number of flows of the scatter instructions.

**0x02b8, L1\_PIPE0\_COMP\_PRD\_CNT**

This event counts the number of 1's in the predicate bits of request in L1D cache pipeline#0, where it is corrected so that it becomes 64 when all bits are 1.

**0x02b9, L1\_PIPE1\_COMP\_PRD\_CNT**

This event counts the number of 1's in the predicate bits of request in L1D cache pipeline#1, where it is corrected so that it becomes 64 when all bits are 1.

**0x0300, L2D\_CACHE\_DM**

This event counts L2D\_CACHE caused by demand access.

**0x0301, L2D\_CACHE\_DM\_RD**

This event counts L2D\_CACHE caused by demand read access.

**0x0302, L2D\_CACHE\_DM\_WR**

This event counts L2D\_CACHE caused by demand write access.

**0x0305, L2D\_CACHE\_HWPRF\_ADJACENT**

This event counts L2D\_CACHE caused by hardware adjacent prefetch access.

**0x0308, L2D\_CACHE\_REFILL\_DM**

This event counts L2D\_CACHE\_REFILL caused by demand access.

**0x0309, L2D\_CACHE\_REFILL\_DM\_RD**

This event counts L2D\_CACHE\_REFILL caused by demand read access.

**0x030a, L2D\_CACHE\_REFILL\_DM\_WR**

This event counts L2D\_CACHE\_REFILL caused by demand write access.

**0x030b, L2D\_CACHE\_REFILL\_DM\_WR\_EXCL**

This event counts L2D\_CACHE\_REFILL caused by demand write exclusive access.

**0x030c, L2D\_CACHE\_REFILL\_DM\_WR\_ATOM**

This event counts L2D\_CACHE\_REFILL caused by demand write atomic access.

**0x030d, L2D\_CACHE\_BTC**

This event counts demand access that hits cache line with shared status and requests exclusive access in the Level 1 data and Level 2 caches, causing a coherence access to outside of the Level 1 and Level 2 caches of this PE.

**0x0330, L2\_PIPE\_VAL**

This event counts valid cycles of L2 cache pipeline.

**0x0350, L2\_PIPE\_COMP\_ALL**

This event counts completed requests in L2 cache pipeline.

**0x0370, L2\_PIPE\_COMP\_PF\_L2MIB\_MCH**

This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access.

**0x0390, L2D\_CACHE\_REFILL\_L3D\_CACHE**

This event counts operations that cause a cache access to the L3 cache.

**0x0391, L2D\_CACHE\_REFILL\_L3D\_CACHE\_DM**

This event counts L2D\_CACHE\_REFILL\_L3D\_CACHE caused by demand access.

**0x0392, L2D\_CACHE\_REFILL\_L3D\_CACHE\_DM\_RD**

This event counts L2D\_CACHE\_REFILL\_L3D\_CACHE caused by demand read access.

**0x0393, L2D\_CACHE\_REFILL\_L3D\_CACHE\_DM\_WR**

This event counts L2D\_CACHE\_REFILL\_L3D\_CACHE caused by demand write access.

**0x0394, L2D\_CACHE\_REFILL\_L3D\_CACHE\_PRF**

This event counts L2D\_CACHE\_REFILL\_L3D\_CACHE caused by prefetch access.

**0x0395, L2D\_CACHE\_REFILL\_L3D\_CACHE\_HWPRF**

This event counts L2D\_CACHE\_REFILL\_L3D\_CACHE caused by hardware prefetch access.

**0x0396, L2D\_CACHE\_REFILL\_L3D\_MISS**

This event counts operations that cause a miss of the L3 cache.

**0x0397, L2D\_CACHE\_REFILL\_L3D\_MISS\_DM**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS caused by demand access.

**0x0398, L2D\_CACHE\_REFILL\_L3D\_MISS\_DM\_RD**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS caused by demand read access.

**0x0399, L2D\_CACHE\_REFILL\_L3D\_MISS\_DM\_WR**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS caused by demand write access.

**0x039a, L2D\_CACHE\_REFILL\_L3D\_MISS\_PRF**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS caused by prefetch access.

**0x039b, L2D\_CACHE\_REFILL\_L3D\_MISS\_HWPRF**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS caused by hardware prefetch access.

**0x039c, L2D\_CACHE\_REFILL\_L3D\_HIT**

This event counts operations that cause a hit of the L3 cache.

**0x039d, L2D\_CACHE\_REFILL\_L3D\_HIT\_DM**

This event counts L2D\_CACHE\_REFILL\_L3D\_HIT caused by demand access.

**0x039e, L2D\_CACHE\_REFILL\_L3D\_HIT\_DM\_RD**

This event counts L2D\_CACHE\_REFILL\_L3D\_HIT caused by demand read access.

**0x039f, L2D\_CACHE\_REFILL\_L3D\_HIT\_DM\_WR**

This event counts L2D\_CACHE\_REFILL\_L3D\_HIT caused by demand write access.

**0x03a0, L2D\_CACHE\_REFILL\_L3D\_HIT\_PRF**

This event counts L2D\_CACHE\_REFILL\_L3D\_HIT caused by prefetch access.

**0x03a1, L2D\_CACHE\_REFILL\_L3D\_HIT\_HWPRF**

This event counts L2D\_CACHE\_REFILL\_L3D\_HIT caused by hardware prefetch access.

**0x03a2, L2D\_CACHE\_REFILL\_L3D\_MISS\_PFTGT\_HIT**

This event counts the number of L3 cache misses where the requests hit the PFTGT buffer.

**0x03a3, L2D\_CACHE\_REFILL\_L3D\_MISS\_PFTGT\_HIT\_DM**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS\_PFTGT\_HIT caused by demand access.

**0x03a4, L2D\_CACHE\_REFILL\_L3D\_MISS\_PFTGT\_HIT\_DM\_RD**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS\_PFTGT\_HIT caused by demand read access.

**0x03a5, L2D\_CACHE\_REFILL\_L3D\_MISS\_PFTGT\_HIT\_DM\_WR**

This event counts L2D\_CACHE\_REFILL\_L3D\_MISS\_PFTGT\_HIT caused by demand write access.

**0x03a6, L2D\_CACHE\_REFILL\_L3D\_MISS\_L\_MEM**

This event counts the number of L3 cache misses where the requests access the memory in the same socket as the requests.

**0x03a7, L2D\_CACHE\_REFILL\_L3D\_MISS\_FR\_MEM**

This event counts the number of L3 cache misses where the requests access the memory in the different socket from the requests.

**0x03a8, L2D\_CACHE\_REFILL\_L3D\_MISS\_L\_L2**

This event counts the number of L3 cache misses where the requests access the different L2 cache from the requests in the same Numa nodes as the requests.

**0x03a9, L2D\_CACHE\_REFILL\_L3D\_MISS\_NR\_L2**

This event counts the number of L3 cache misses where the requests access L2 cache in the different Numa nodes from the requests in the same socket as the requests.

**0x03aa, L2D\_CACHE\_REFILL\_L3D\_MISS\_NR\_L3**

This event counts the number of L3 cache misses where the requests access L3 cache in the different Numa nodes from the requests in the same socket as the requests.

**0x03ab, L2D\_CACHE\_REFILL\_L3D\_MISS\_FR\_L2**

This event counts the number of L3 cache misses where the requests access L2 cache in the different socket from the requests.

**0x03ac, L2D\_CACHE\_REFILL\_L3D\_MISS\_FR\_L3**

This event counts the number of L3 cache misses where the requests access L3 cache in the different socket from the requests.

**0x03b0, L2D\_CACHE\_WB\_VICTIM\_CLEAN**

This event counts every write-back of data from the L2 cache caused by L2 replace where the data is clean. In this case, the data will usually be written to L3 cache.

**0x03b1, L2D\_CACHE\_WB\_NT**

This event counts every write-back of data from the L2 cache caused by non-temporal-store.

**0x03b2, L2D\_CACHE\_WB\_DCZVA**

This event counts every write-back of data from the L2 cache caused by DC ZVA.

**0x03b3, L2D\_CACHE\_FB**

This event counts every flush-back (drop) of data from the L2 cache.

**0x03f0, EA\_L3**

This event counts energy consumption of L3 cache.

**0x03f1, EA\_LDO\_LOSS**

This event counts energy consumption of LDO loss.

**0x0880, GCYCLES**

This event counts the number of cycles at 100MHz.

**0x0890, FL0\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 0.



**0x0891, FL1\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 1.

**0x0892, FL2\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 2.

**0x0893, FL3\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 3.

**0x0894, FL4\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 4.

**0x0895, FL5\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 5.

**0x0896, FL6\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 6.

**0x0897, FL7\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 7.

**0x0898, FL8\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 8.

**0x0899, FL9\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 9.

**0x089a, FL10\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 10.

**0x089b, FL11\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 11.

**0x089c, FL12\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 12.

**0x089d, FL13\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 13.

**0x089e, FL14\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 14.

**0x089f, FL15\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the Frequency Level 15.

**0x08a0, RETENTION\_GCYCLES**

This event counts the number of cycles where the measured core is staying in the RETENTION state.

**0x08a1, RETENTION\_COUNT**

This event counts the number of changes from the normal state to the RETENTION state.

**0x0c00, L1I\_TLB\_4K**

This event counts operations that cause a TLB access to the L1I in 4KB page.

**0x0c01, L1I\_TLB\_64K**

This event counts operations that cause a TLB access to the L1I in 64KB page.

**0x0c02, L1I\_TLB\_2M**

This event counts operations that cause a TLB access to the L1I in 2MB page.

**0x0c03, L1I\_TLB\_32M**

This event counts operations that cause a TLB access to the L1I in 32MB page.

**0x0c04, L1I\_TLB\_512M**

This event counts operations that cause a TLB access to the L1I in 512MB page.

**0x0c05, L1I\_TLB\_1G**

This event counts operations that cause a TLB access to the L1I in 1GB page.

**0x0c06, L1I\_TLB\_16G**

This event counts operations that cause a TLB access to the L1I in 16GB page.

**0x0c08, L1D\_TLB\_4K**

This event counts operations that cause a TLB access to the L1D in 4KB page.

**0x0c09, L1D\_TLB\_64K**

This event counts operations that cause a TLB access to the L1D in 64KB page.

**0x0c0a, L1D\_TLB\_2M**

This event counts operations that cause a TLB access to the L1D in 2MB page.

**0x0c0b, L1D\_TLB\_32M**

This event counts operations that cause a TLB access to the L1D in 32MB page.

**0x0c0c, L1D\_TLB\_512M**

This event counts operations that cause a TLB access to the L1D in 512MB page.

**0x0c0d, L1D\_TLB\_1G**

This event counts operations that cause a TLB access to the L1D in 1GB page.

**0x0c0e, L1D\_TLB\_16G**

This event counts operations that cause a TLB access to the L1D in 16GB page.

**0x0c10, L1I\_TLB\_REFILL\_4K**

This event counts operations that cause a TLB refill to the L1I in 4KB page.

**0x0c11, L1I\_TLB\_REFILL\_64K**

This event counts operations that cause a TLB refill to the L1I in 64KB page.

**0x0c12, L1I\_TLB\_REFILL\_2M**

This event counts operations that cause a TLB refill to the L1I in 2MB page.

**0x0c13, L1I\_TLB\_REFILL\_32M**

This event counts operations that cause a TLB refill to the L1I in 32MB page.

**0x0c14, L1I\_TLB\_REFILL\_512M**

This event counts operations that cause a TLB refill to the L1I in 512MB page.

**0x0c15, L1I\_TLB\_REFILL\_1G**

This event counts operations that cause a TLB refill to the L1I in 1GB page.

**0x0c16, L1I\_TLB\_REFILL\_16G**

This event counts operations that cause a TLB refill to the L1I in 16GB page.

**0x0c18, L1D\_TLB\_REFILL\_4K**

This event counts operations that cause a TLB refill to the L1D in 4KB page.

**0x0c19, L1D\_TLB\_REFILL\_64K**

This event counts operations that cause a TLB refill to the L1D in 64KB page.

**0x0c1a, L1D\_TLB\_REFILL\_2M**

This event counts operations that cause a TLB refill to the L1D in 2MB page.

**0x0c1b, L1D\_TLB\_REFILL\_32M**

This event counts operations that cause a TLB refill to the L1D in 32MB page.

**0x0c1c, L1D\_TLB\_REFILL\_512M**

This event counts operations that cause a TLB refill to the L1D in 512MB page.

**0x0c1d, L1D\_TLB\_REFILL\_1G**

This event counts operations that cause a TLB refill to the L1D in 1GB page.

**0x0c1e, L1D\_TLB\_REFILL\_16G**

This event counts operations that cause a TLB refill to the L1D in 16GB page.

**0x0c20, L2I\_TLB\_4K**

This event counts operations that cause a TLB access to the L2I in 4KB page.

**0x0c21, L2I\_TLB\_64K**

This event counts operations that cause a TLB access to the L2I in 64KB page.

**0x0c22, L2I\_TLB\_2M**

This event counts operations that cause a TLB access to the L2I in 2MB page.

**0x0c23, L2I\_TLB\_32M**

This event counts operations that cause a TLB access to the L2I in 32MB page.

**0x0c24, L2I\_TLB\_512M**

This event counts operations that cause a TLB access to the L2I in 512MB page.

**0x0c25, L2I\_TLB\_1G**

This event counts operations that cause a TLB access to the L2I in 1GB page.

**0x0c26, L2I\_TLB\_16G**

This event counts operations that cause a TLB access to the L2I in 16GB page.

**0x0c28, L2D\_TLB\_4K**

This event counts operations that cause a TLB access to the L2D in 4KB page.

**0x0c29, L2D\_TLB\_64K**

This event counts operations that cause a TLB access to the L2D in 64KB page.

**0x0c2a, L2D\_TLB\_2M**

This event counts operations that cause a TLB access to the L2D in 2MB page.

**0x0c2b, L2D\_TLB\_32M**

This event counts operations that cause a TLB access to the L2D in 32MB page.

**0x0c2c, L2D\_TLB\_512M**

This event counts operations that cause a TLB access to the L2D in 512MB page.

**0x0c2d, L2D\_TLB\_1G**

This event counts operations that cause a TLB access to the L2D in 1GB page.

**0x0c2e, L2D\_TLB\_16G**

This event counts operations that cause a TLB access to the L2D in 16GB page.

**0x0c30, L2I\_TLB\_REFILL\_4K**

This event counts operations that cause a TLB refill to the L2I in 4KB page.

**0x0c31, L2I\_TLB\_REFILL\_64K**

This event counts operations that cause a TLB refill to the L2I in 64KB page.

**0x0c32, L2I\_TLB\_REFILL\_2M**

This event counts operations that cause a TLB refill to the L2I in 2MB page.

**0x0c33, L2I\_TLB\_REFILL\_32M**

This event counts operations that cause a TLB refill to the L2I in 32MB page.

**0x0c34, L2I\_TLB\_REFILL\_512M**

This event counts operations that cause a TLB refill to the L2I in 512MB page.

**0x0c35, L2I\_TLB\_REFILL\_1G**

This event counts operations that cause a TLB refill to the L2I in 1GB page.

**0x0c36, L2I\_TLB\_REFILL\_16G**

This event counts operations that cause a TLB refill to the L2I in 16GB page.

**0x0c38, L2D\_TLB\_REFILL\_4K**

This event counts operations that cause a TLB refill to the L2D in 4KB page.

**0x0c39, L2D\_TLB\_REFILL\_64K**

This event counts operations that cause a TLB refill to the L2D in 64KB page.

**0x0c3a, L2D\_TLB\_REFILL\_2M**

This event counts operations that cause a TLB refill to the L2D in 2MB page.

**0x0c3b, L2D\_TLB\_REFILL\_32M**

This event counts operations that cause a TLB refill to the L2D in 32MB page.

**0x0c3c, L2D\_TLB\_REFILL\_512M**

This event counts operations that cause a TLB refill to the L2D in 512MB page.

**0x0c3d, L2D\_TLB\_REFILL\_1G**

This event counts operations that cause a TLB refill to the L2D in 1GB page.

**0x0c3e, L2D\_TLB\_REFILL\_16G**

This event counts operations that cause a TLB refill to the L2D in 16GB page.

## MONAKA Specific Un-core (MAC) Events

### **0x000, MAC\_CYCLES**

This event counts MAC cycles at MAC frequency.

### **0x010, MAC\_READ\_COUNT**

This event counts the number of read requests to MAC.

### **0x011, MAC\_READ\_COUNT\_REQUEST**

This event counts the number of read requests including retry to MAC.

### **0x012, MAC\_READ\_COUNT\_RETURN**

This event counts the number of read requests to MAC.

### **0x013, MAC\_READ\_COUNT\_REQUEST\_PFTGT**

This event counts the number of read requests including retry with PFTGT flag.

### **0x014, MAC\_READ\_COUNT\_REQUEST\_NORMAL**

This event counts the number of read requests including retry without PFTGT flag.

### **0x015, MAC\_READ\_COUNT\_RETURN\_PFTGT\_HIT**

This event counts the number of read requests which hit the PFTGT buffer.

### **0x016, MAC\_READ\_COUNT\_RETURN\_PFTGT\_MISS**

This event counts the number of read requests which miss the PFTGT buffer.

### **0x017, MAC\_READ\_WAIT**

This event counts outstanding read requests issued by DDR memory controller per cycle.

### **0x020, MAC\_WRITE\_COUNT**

This event counts the number of write requests to MAC (including zero write, full write, partial write, write cancel).

### **0x021, MAC\_WRITE\_COUNT\_WRITE**

This event counts the number of full write requests to MAC (not including zero write).

### **0x022, MAC\_WRITE\_COUNT\_PWRITE**

This event counts the number of partial write requests to MAC.

### **0x040, MAC\_MEMORY\_READ\_COUNT**

This event counts the number of read requests from MAC to memory.

### **0x050, MAC\_MEMORY\_WRITE\_COUNT**

This event counts the number of full write requests from MAC to memory.

### **0x060, MAC\_MEMORY\_PWRITE\_COUNT**

This event counts the number of partial write requests from MAC to memory.

**0x080, EA\_MAC**

This event counts energy consumption of the MAC.

**0x090, EA\_MEMORY**

This event counts energy consumption of the memory.

**0x091, EA\_MEMORY\_MAC\_READ**

This event counts the number of read requests from MAC to memory.

**0x092, EA\_MEMORY\_MAC\_WRITE**

This event counts the number of write requests from MAC to memory.

**0x093, EA\_MEMORY\_MAC\_PWRITE**

This event counts the number of partial write requests from MAC to memory.

**0x0a0, EA\_HA**

This event counts energy consumption of the HA.

## MONAKA Specific Un-core (PCI) Events

### **0x000, PCI\_PORT0\_CYCLES**

This event counts PCI cycles at PCI frequency in port0.

### **0x010, PCI\_PORT0\_READ\_COUNT**

This event counts read transactions for data transfer in port0.

### **0x014, PCI\_PORT0\_READ\_COUNT\_BUS**

This event counts read transactions for bus usage in port0.

### **0x020, PCI\_PORT0\_WRITE\_COUNT**

This event counts write transactions for data transfer in port0.

### **0x024, PCI\_PORT0\_WRITE\_COUNT\_BUS**

This event counts write transactions for bus usage in port0.

### **0x040, PCI\_PORT1\_CYCLES**

This event counts PCI cycles at PCI frequency in port1.

### **0x050, PCI\_PORT1\_READ\_COUNT**

This event counts read transactions for data transfer in port1.

### **0x054, PCI\_PORT1\_READ\_COUNT\_BUS**

This event counts read transactions for bus usage in port1.

### **0x060, PCI\_PORT1\_WRITE\_COUNT**

This event counts write transactions for data transfer in port1.

### **0x064, PCI\_PORT1\_WRITE\_COUNT\_BUS**

This event counts write transactions for bus usage in port1.

### **0x080, EA\_PCI**

This event counts energy consumption of the PCI.