

rst
btn_zoom_reset
clk_100
btn_zoom_in
clk_100_IBUF_inst
IBUF
clk_100_IBUF_BUFG_inst
BUFG
div_reg[0]
FDRE
div[0]_i_1
LUT1
div[1]_i_1
LUT2
div_reg[1]
u_clkbuf
btn_zoom_reset_IBUF_inst
btn_zoom_in_IBUF_inst
rst_IBUF_inst
u_db_rst
debouncer_0
u_db_in
debouncer
u_seq
strip_sequencer
u_core
compute_core
u_fb
framebuffer
u_timing
vga_timing
raddr
DSP48E1
vga_b_reg[0]
vga_b_reg[1]
vga_b_reg[2]
vga_b_reg[3]
vga_g_reg[0]
vga_g_reg[1]
vga_r_reg[0]
vga_r_reg[1]
vga_r_reg[2]
vga_r_reg[3]
vga_g_reg[2]
vga_g_reg[3]
vga_hs_reg
vga_vs_reg
vga_b_OBUF[0]_inst
vga_b_OBUF[1]_inst
vga_b_OBUF[2]_inst
vga_b_OBUF[3]_inst
vga_g_OBUF[0]_inst
vga_g_OBUF[1]_inst
vga_r_OBUF[0]_inst
vga_r_OBUF[1]_inst
vga_r_OBUF[2]_inst
vga_r_OBUF[3]_inst
vga_g_OBUF[2]_inst
vga_g_OBUF[3]_inst
vga_hs_OBUF_inst
vga_vs_OBUF_inst
OBUF
vga_b[3:0]
vga_r[3:0]
vga_g[3:0]
done_led
done_led_OBUF_inst
vga_hs
vga_vs
vga_r_reg_inv
hs_d_reg
vs_d_reg