
Ifunanya Nnoka EE272 Cover Groups Assignment

Tests



dashboard | hierarchy | modlist | groups | tests | asserts

Assertions

dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category

	ASSERT P	ROPERTIES	SEQUENCES
Total	13	0	0
Category 0	13	0	0

Assertions by Severity

	ASSERT PROF	PERTIES SEQU	JENCE2
Total	13	0	0
Severity 0	13	0	0

Summary for Assertions

	NUMBER	PERCENT
Total Number	13	100.00
Not Covered	0	0.00
At Least 1 Real Success	13	100.00
At Least 1 Failure	11	84.62
At Least 1 Incomplete	1	7.69
Without Attempts	0	0.00

Detail Report for Assertions

Assertions At Least 1 Real Success:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
testbench.d.unnamed\$\$_1	0	0	4010	10	0	0
testbench.d.unnamed\$\$_10	0	0	4010	175	131	0
testbench.d.unnamed\$\$_11	0	0	4010	91	0	0
testbench.d.unnamed\$\$_12	0	0	4010	16	31	0
testbench.d.unnamed\$\$_13	0	0	4010	10	16	0
testhench d unnamed\$\$ 2	0	Λ	4010	118	aa	n

Name	Attempts	Real Successes	Failures	Incomplete
unnamed\$\$_1	4010	10	0	0
unnamed\$\$_10	4010	175	131	0
unnamed\$\$_11	4010	91	0	0
unnamed\$\$_12	4010	16	31	0
unnamed\$\$_13	4010	10	16	0
unnamed\$\$_2	4010	118	99	0
unnamed\$\$_3	4010	240	303	0
unnamed\$\$_4	4010	241	313	0
unnamed\$\$_5	4010	225	227	1
unnamed\$\$_6	4010	244	250	0
unnamed\$\$_7	4010	201	262	0
unnamed\$\$_8	4010	193	227	0
unnamed\$\$_9	4010	189	197	0

Due to bugged in testbench, we see failures here

Go to top

Module Instance : testbench.d

Instance :

SCORE	LINE	COND	TOGGLE	FSM	ASSERT
100.00	100.00				100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	ASSERT
100.00	100.00				100.00

Module:

SCORE	LINE	COND	TOGGLE FSM	ASSERT	NAME
100.00	100.00			100.00	dut

Parent:

SCORE	LINE	COND	TOGGLE F	SM	ASSERT	NAME
98.84	97.67	100.00				testbench

Subtrees:


no children

```
12: ifx.state=4;
          1/1
71
          1/1
                                8: ifx.state=10;
72
          1/1
                                6: ifx.state=9;
                 ==> MISSING DEFAULT
73
                                          Assertion cant cover this due to preconditions, state 9 will always go to state 0.
                              endcase
74
                            9: ifx.state=8;
          0/1
75
          1/1
                            10: ifx.state=0;
76
77
                           default: ifx.state=4;
          1/1
                          endcase
78
                          // an occasional error
79
          1/1
                          if(($random&32'h0ff)>120) begin
                           ifx.state=ifx.state+1;
$display("------ bugged");
80
          1/1
81
          1/1
82
                      MISSING_ELSE
Go to top
Cond Coverage for Module : testbench
                 Total Covered Percent
 Non-Logical
                      0
                                0
 EXPRESSION (testbench.ifx.rst || (testbench.ifx.state == 4'h9))
            -----2-----
 -1- -2- Status
  0 0 Covered
  0 1 Covered
  1 0 Covered
Go to top
Module Instance: testbench
Instance:
 SCORE LINE
             COND TOGGLE FSM
 98.84 97.67 100.0
Instance's subtree :
SCORE LINE COND
                    TOGGLE FSM
                                 ASSERT
```


Assertions cannot cover the missing default because state 9 never goes to state 8.

Testbench Group List

dashboard | hierarchy | modlist | groups | tests | asserts



dashboard | hierarchy | modlist | groups | tests | asserts



There are 12 bins for the 12 expected test cases an all of them are met.

Design Module List

dashboard | hierarchy | modlist | groups | tests | asserts

| Total Module Definition Coverage Summary | Score | Line | Cound | Total (E. Film | Assert | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 |

dashboard | hierarchy | modlist | groups | tests | asserts

Module: testbench

SCORE	LINE	COND	TOGGLE	FSM	ASSERT
98.84	97.67	100.00			

Source File(s):

/home/010754159@SJSUAD.SJSU.EDU/EECE272/assertions/assertions/tbsm.sv

Module self-instances:

SCORE	LINE	COND	TOGGLE FSM	ASSERT	NAME
98.84	97.67	100.00			testbench


Line Coverage for Module: testbench

	Line No.	Total	Covered	Percent
TOTAL		43	42	97.67
INITIAL	28	9	9	100.00
INITIAL	41	7	7	100.00
ALWAYS	49	27	26	96.30

```
Can never be 100% due to bugged
27
                        initial begin
                          ifx.state=0;
28
           1/1
29
                          ifx.clk=0;
           1/1
           1/1
                          ifx.rst=1;
30
31
           1/1
                          ##10;
32
           1/1
                          ifx.rst=0;
33
                        // while(cv2.cp2.get_coverage()<25) ##5;</pre>
34
           1/1
35
           1/1
                          display("\n\n\n\t the end of the run\n\n');
                          $display("Time is ",$time);
36
           1/1
37
           1/1
                          $finish;
38
                        end
39
40
                        initial begin
41
           1/1
                          ifx.clk=0;
42
           2/2
                          forever #5 begin
43
           1/1
                            ifx.clk=~ifx.clk;
                             if(ifx.clk==1) #1 -> fun;
44
           3/3
                        MISSING ELSE
45
                          end
46
                        end
47
                        always @(fun) begin
48
```

Design Hierarchy

dashboard | hierarchy | modlist | groups | tests | asserts



dashboard | hierarchy | modlist | groups | tests | asserts

```
covergroup dutcg @(posedge ix.clk);
      state_coverage: coverpoint ix.state
                                   1,0);
2,4);
3);
        bins s1 =
                        ( 0
                              =>
        bins s2 =
                             =>
        bins s3 = (2
                             =>
                                  5,1);
5);
        bins s4 = (3)
                             =>
        bins s5 = (4
                             =>
                                  1,6);
7);
        bins s6 = (5 =>
        bins s7 = (6)
                             =>
       bins s7 = (0 => 7);

bins s8 = (7 => 0,8);

bins s9 = (8 => 2,4,10,9);

bins s10 = (9 => 0,8);

bins s11 = (10 => 0);

bins s12 = (11 => 4);
      }
endgroup
dutcg cg= new();
covergroup cgr @(posedge ix.clk);
reset_coverage: coverpoint ix.rst
bins r0 = (1 \Rightarrow 0);
//bins r1 = (0 \Rightarrow 1);
}
endgroup
cgr cg2 = new();
endmodule
```